IPR-PCIE/4 Altera, IPR-PCIE/4 Datasheet - Page 64
IPR-PCIE/4
Manufacturer Part Number
IPR-PCIE/4
Description
IP CORE Renewal Of IP-PCIE/4
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCIE/4
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Express Compiler, x4 Link Width
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 64 of 256
- Download datasheet (2Mb)
Functional Description
3–26
PCI Express Compiler User Guide
Poisoned TLP
Received
ECRC Check
Failed
Unsupported
Request
Completion
Timeout
Completer
Abort
Unexpected
Completion
Table 3–15. Errors Detected by the Transaction Layer (Part 1 of 2)
Error
(1)
(1)
Uncorrectable
(Non-Fatal)
Uncorrectable
(Non-Fatal)
Uncorrectable
(Non-Fatal)
Uncorrectable
(Non-Fatal)
Uncorrectable
(Non-Fatal)
Uncorrectable
(Non-Fatal)
Type
Transaction Layer
Table 3–15
PCI Express Compiler Version 6.1
This error occurs if a received transaction layer packet has the EP poison
bit set.
The received TLP is presented on the
and the application layer logic must take application appropriate action in
response to the poisoned TLP.
This error is caused by an ECRC check failing despite the fact that the
transaction layer packet is not malformed and the LCRC check is valid.
The MegaCore function handles this transaction layer packet
automatically. If the TLP is a non-posted request, the MegaCore function
generates a completion with completer abort status. In all cases the TLP
is deleted internal to the MegaCore function and not presented to the
application layer.
This error occurs whenever a component receives an unsupported
request, including any of the following:
●
●
●
●
●
●
●
If the TLP is a non-posted request the MegaCore function generates a
completion with unsupported request status. In all cases the TLP is
deleted internal to the MegaCore function and not presented to the
application layer.
This error occurs when a request originating from the application layer
does not generate a corresponding completion transaction layer packet
within the established time. It is the responsibility of the application layer
logic to provide the completion timeout mechanism. The completion
timeout should be reported to the transaction layer via the
signal.
The application layer reports this error via the
it aborts reception of a transaction layer packet.
This error is caused by an unexpected completion transaction, either input
from the application layer via the
requestor ID does not match the endpoint's configured ID.
Completion transaction for which the RID does not match the
bus/device.
Unsupported message.
A type 1 configuration request transaction layer packet.
A locked memory read (MEMRDLK) on native endpoint.
A locked completion transaction.
A 64-bit memory transaction in which the 32 MSBs of an address are
set to 0.
A memory or I/O transaction for which there is no BAR match.
describes errors detected by the transaction layer.
Description
cpl_err[2]
rx_desc
cpl_err[1]
signal or when the
and
rx_data
Altera Corporation
December 2006
cpl_err[0]
signal when
busses
Related parts for IPR-PCIE/4
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/8
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP NIOS II MEGACORE RENEW
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-XAUIPCS
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: