P0071 Terasic Technologies Inc, P0071 Datasheet - Page 12
![no-image](/images/manufacturer_photos/0/6/659/terasic_technologies_inc_sml.jpg)
P0071
Manufacturer Part Number
P0071
Description
TPAD MULTIMEDIADEVELOPMENT KIT
Manufacturer
Terasic Technologies Inc
Series
tPAD, Cyclone®IVr
Specifications of P0071
Main Purpose
Reference Design, Tablet
Embedded
Yes, FPGA / CPLD
Utilized Ic / Part
EP4CE115
Primary Attributes
8-Inch TFT LCD, LED Backlight
Secondary Attributes
5-Megapixel Digital Image Sensor
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Configuring the FPGA in JTAG Mode
Figure 3-3
the Cyclone IV E FPGA, perform the following steps:
Ensure that power is applied to the tPad board
Configure the JTAG programming circuit by setting the RUN/PROG slide switch (SW19) to
the RUN position (See
Connect the supplied USB cable to the USB-Blaster port on the tPad board
The FPGA can now be programmed by using the Quartus II Programmer module to select a
configuration bit stream file with the .sof filename extension
illustrates the JTAG configuration setup. To download a configuration bit stream into
Figure 3-2 The JTAG chain configuration header
Figure
3-4)
Figure 3-1 JTAG Chain
11