P0071 Terasic Technologies Inc, P0071 Datasheet - Page 15
![no-image](/images/manufacturer_photos/0/6/659/terasic_technologies_inc_sml.jpg)
P0071
Manufacturer Part Number
P0071
Description
TPAD MULTIMEDIADEVELOPMENT KIT
Manufacturer
Terasic Technologies Inc
Series
tPAD, Cyclone®IVr
Specifications of P0071
Main Purpose
Reference Design, Tablet
Embedded
Yes, FPGA / CPLD
Utilized Ic / Part
EP4CE115
Primary Attributes
8-Inch TFT LCD, LED Backlight
Secondary Attributes
5-Megapixel Digital Image Sensor
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
3
The tPad features an 8-inch Amorphous-TFT-LCD panel. The LCD Touch Screen module offers
resolution of (800x600) to provide users the best display quality for developing applications. The
LCD panel supports 18-bit parallel RGB data interface.
The tPad is also equipped with an Analog Devices AD7843 touch screen digitizer chip. The
AD7843 is a 12-bit analog to digital converter (ADC) for digitizing x and y coordinates of touch
points applied to the touch screen. The coordinates of the touch points can be read through the serial
port interface on the AD7843.
To display images on the LCD panel correctly, the RGB color data along with the data enable and
clock signals must act according to the timing specification of the LCD touch panel as shown in
Table 3-1.
Table
CLK Frequency
CLK Period
CLK Pulse Duty
DE Period
DE Pulse Width
DE Frame Blanking
DE Frame Width
OEV Pulse Width
OKV Pulse Width
DE(internal)-STV Time
DE(internal)-CKV Time
DE(internal)-OEV Time
DE(internal)-POL Time
STV Pulse Width
Note: THS + THA < TH
Signal Name
LCD_DIM
LCD_NCLK
LCD_R0
LCD_R1
3
.
.
3
3
U
U
3-2 gives the pin assignment information of the LCD touch panel.
s
s
Parameter
i
i
n
n
g
g
t
t
h
h
e
e
8
8
Table 3-2 Pin assignment of the LCD touch panel
FPGA Pin No.
PIN_P27
PIN_V24
PIN_V26
PIN_R27
”
”
L
L
C
C
Table 3-1 LCD timing specifications
D
D
FCPH
FCPH
FCWH
FDEH+ TDEL
FDH
FHS
FEP
TOEV
TCKV
T1
T2
T3
T4
-
T
T
o
o
Symbol
u
u
Description
LCD backlight enable
LCD clock
LCD red data bus bit 0
LCD red data bus bit 1
c
c
h
h
S
S
14
c
c
r
r
e
e
-
-
40
1000
-
10
-
-
-
-
-
-
-
-
e
e
Min.
n
n
M
M
39.79
25.13
50
1056
800
28
600
150
133
4
40
23
157
1
o
o
Values
Typ.
d
d
u
u
l
l
e
e
-
-
60
-
-
110
-
-
-
-
-
-
-
-
Max.
MHz
Ns
%
TCPH
TCPH
FDEH+TDEL
FDEH+TDEL
TCPH
TCPH
TCPH
TCPH
TCPH
TCPH
TH
I/O Standard
2.5V
2.5V
2.5V
2.5V
Unit