LFE2-50E-H-EV Lattice, LFE2-50E-H-EV Datasheet - Page 24
LFE2-50E-H-EV
Manufacturer Part Number
LFE2-50E-H-EV
Description
MCU, MPU & DSP Development Tools LatticeECP2 Eval Brd - Advanced
Manufacturer
Lattice
Datasheet
1.LFE2-12SE-6FN256C.pdf
(389 pages)
Specifications of LFE2-50E-H-EV
Processor To Be Evaluated
LatticeECP2 FPGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
- Current page: 24 of 389
- Download datasheet (5Mb)
Lattice Semiconductor
If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during
device Wake Up must occur before the release of the device I/Os becomes active.
These instructions apply to all EBR RAM and ROM implementations.
Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled.
sysDSP™ Block
The LatticeECP2/M family provides a sysDSP block, making it ideally suited for low cost, high performance Digital
Signal Processing (DSP) applications. Typical functions used in these applications are Finite Impulse Response
(FIR) filters, Fast Fourier Transforms (FFT) functions, Correlators, Reed-Solomon/Turbo/Convolution encoders and
decoders. These complex signal processing functions use similar building blocks such as multiply-adders and mul-
tiply-accumulators.
sysDSP Block Approach Compared to General DSP
Conventional general-purpose DSP chips typically contain one to four (Multiply and Accumulate) MAC units with
fixed data-width multipliers; this leads to limited parallelism and limited throughput. Their throughput is increased by
higher clock speeds. The LatticeECP2/M, on the other hand, has many DSP blocks that support different data-
widths. This allows the designer to use highly parallel implementations of DSP functions. The designer can opti-
mize the DSP performance vs. area by choosing an appropriate level of parallelism. Figure 2-22 compares the fully
serial and the mixed parallel and serial implementations.
Figure 2-22. Comparison of General DSP and LatticeECP2/M Approaches
sysDSP Block Capabilities
The sysDSP block in the LatticeECP2/M family supports four functional elements in three 9, 18 and 36 data path
widths. The user selects a function element for a DSP block and then selects the width and type (signed/unsigned)
of its operands. The operands in the LatticeECP2/M family sysDSP Blocks can be either signed or unsigned but not
mixed within a function element. Similarly, the operand widths cannot be mixed within a block. In the LatticeECP2/
M family the DSP elements can be concatenated.
The resources in each sysDSP block can be configured to support the following elements:
Accumulator
Multiplier
Single
Operand
Function implemented in
General purpose DSP
A
x
Operand
B
M loops
Operand
A
x
Operand
Multiplier 0
B
2-21
Multiplier 1
Operand
A
accumulate
Function implemented
x
(k adds)
m/k
in LatticeECP2/M
Operand
B
+ +
LatticeECP2/M Family Data Sheet
Output
Operand
A
x
Operand
Multiplier k
B
loops
m/k
Architecture
Related parts for LFE2-50E-H-EV
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, FPBGA-484
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
Development Software Evaluation Board
Manufacturer:
Lattice
Part Number:
Description:
Development Software LatticeECP2 Video Dev Kit
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
MCU, MPU & DSP Development Tools LatticeMico32/DSP DEV BD/LatticeECP2
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
MCU, MPU & DSP Development Tools ECP-2 Standard Eval Board
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
MCU, MPU & DSP Development Tools LS Mico32/DSP Dev Br Brd for LS ECP2
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA LatticeECP2 Family 48000 Cells 90nm (CMOS) Technology 1.2V 672-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
FPGA LatticeECP2 Family 48000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
IC FPGA 50KLUTS 500I/O 672-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 50KLUTS 339I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 50KLUTS 339I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 50KLUTS 339I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 50KLUTS 500I/O 672-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA 48000 CELLS 90NM (CMOS) 1.2
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 48KLUTS 672FPBGA
Manufacturer:
Lattice
Datasheet: