AD5722RBREZ Analog Devices Inc, AD5722RBREZ Datasheet - Page 6

no-image

AD5722RBREZ

Manufacturer Part Number
AD5722RBREZ
Description
Dual 12Bit DAC 0.5 LSB INL + 10ppm Ref
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD5722RBREZ

Design Resources
Software Configurable 12-Bit Dual-Channel Unipolar/Bipolar Voltage Output Using AD5722R (CN0091)
Settling Time
10µs
Number Of Bits
12
Data Interface
Serial
Number Of Converters
2
Voltage Supply Source
Analog and Digital, Dual ±
Power Dissipation (max)
190mW
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
24-TSSOP Exposed Pad, 24-eTSSOP, 24-HTSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD5722RBREZ
Manufacturer:
Analog Devices Inc
Quantity:
135
Part Number:
AD5722RBREZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD5722RBREZ-SMD7
Manufacturer:
MAXIM
Quantity:
1 000
AD5722R/AD5732R/AD5752R
TIMING CHARACTERISTICS
AV
C
Table 4.
Parameter
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
1
2
3
4
5
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
Guaranteed by characterization; not production tested.
All input signals are specified with t
See Figure 2, Figure 3, and Figure 4.
Daisy-chain and readback mode.
C
LOAD
L SDO
4
4
DD
= capacitive load on SDO output.
= 200 pF; all specifications T
= 4.5 V to 16.5 V; AV
1, 2, 3
Limit at t
33
13
13
13
13
100
5
0
20
20
20
10
20
2.5
13
40
200
SS
= −4.5 V to −16.5 V, or AV
R
= t
MIN
F
MIN
= 5 ns (10% to 90% of DV
, t
to T
MAX
MAX
, unless otherwise noted.
Unit
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
µs typ
ns min
µs max
ns min
ns max
ns min
CC
SS
) and timed from a voltage level of 1.2 V.
= 0 V; GND = 0 V; REFIN = 2.5 V external; DV
Rev. C | Page 6 of 32
Description
SCLK cycle time
SCLK high time
SCLK low time
SYNC falling edge to SCLK falling edge setup time
SCLK falling edge to SYNC rising edge
Minimum SYNC high time (write mode)
Data setup time
Data hold time
LDAC falling edge to SYNC falling edge
SYNC rising edge to LDAC falling edge
LDAC pulse width low
DAC output settling time
CLR pulse width low
CLR pulse activation time
SYNC rising edge to SCLK rising edge
SCLK rising edge to SDO valid (C
Minimum SYNC high time (readback/daisy-chain mode)
L SDO
5
= 15 pF)
CC
= 2.7 V to 5.5 V; R
LOAD
= 2 kΩ;

Related parts for AD5722RBREZ