ADUC7036CCPZ-RL Analog Devices Inc, ADUC7036CCPZ-RL Datasheet - Page 93
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
ADUC7036CCPZ-RL
Manufacturer Part Number
ADUC7036CCPZ-RL
Description
Flash 96k ARM7 Dual 16-Bit ADC LIN I.C.
Manufacturer
Analog Devices Inc
Series
MicroConverter® ADuC7xxxr
Datasheet
1.EVAL-ADUC7036QSPZ.pdf
(132 pages)
Specifications of ADUC7036CCPZ-RL
Core Processor
ARM7
Core Size
16/32-Bit
Speed
20.48MHz
Connectivity
LIN, SPI, UART/USART
Peripherals
PSM, Temp Sensor, WDT
Number Of I /o
9
Program Memory Size
96KB (96K x 8)
Program Memory Type
FLASH
Eeprom Size
-
Ram Size
6K x 8
Voltage - Supply (vcc/vdd)
3.5 V ~ 18 V
Data Converters
A/D 2x16b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 115°C
Package / Case
48-VFQFN Exposed Pad, CSP
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
GPIO Port2 Set Register
Name: GP2SET
Address: 0xFFFF0D44
Access: Write only
Function: This 32-bit MMR allows user code to individually bit-address external GPIO pins to set them high only. User code can accomplish this
using the GP2SET MMR without having to modify or maintain the status of the GPIO pins (as user code requires when using GP2DAT).
Table 67. GP2SET MMR Bit Designations
Bit
31 to 23
22
21
20 to 18
17
16
15 to 0
GPIO Port0 Clear Register
Name: GP0CLR
Address: 0xFFFF0D28
Access: Write only
Function: This 32-bit MMR allows user code to individually bit-address external GPIO pins to clear them low only. User code can accomplish
this using the GP0CLR MMR without having to modify or maintain the status of the GPIO pins (as user code requires when using GP0DAT).
Table 68. GP0CLR MMR Bit Designations
Bit
31 to 21
20
19
18
17
16
15 to 0
Description
Reserved. These bits are reserved and should be written as 0 by user code.
Port 2.6 set bit.
Set to 1 by user code to set the external GPIO_13 pin high.
Clearing this bit to 0 via user software has no effect on the external GPIO_13 pin.
Port 2.5 set bit.
Set to 1 by user code to set the external GPIO_12 pin high.
Clearing this bit to 0 via user software has no effect on the external GPIO_12 pin.
Reserved. These bits are reserved and should be written as 0 by user code.
Port 2.1 set bit.
Set to 1 by user code to set the external GPIO_8 pin high.
Clearing this bit to 0 via user software has no effect on the external GPIO_8 pin.
Port 2.0 set bit.
Set to 1 by user code to set the external GPIO_7 pin high.
Clearing this bit to 0 via user software has no effect on the external GPIO_7 pin.
Reserved. These bits are reserved and should be written as 0 by user code.
Description
Reserved. These bits are reserved and should be written as 0 by user code.
Port 0.4 clear bit.
Set to 1 by user code to clear the external GPIO_4 pin low.
Clearing this bit to 0 via user software has no effect on the external GPIO_4 pin.
Port 0.3 clear bit.
Set to 1 by user code to clear the external GPIO_3 pin low.
Clearing this bit to 0 via user software has no effect on the external GPIO_3 pin.
Port 0.2 clear bit.
Set to 1 by user code to clear the external GPIO_2 pin low.
Clearing this bit to 0 via user software has no effect on the external GPIO_2 pin.
Port 0.1 clear bit.
Set to 1 by user code to clear the external GPIO_1 pin low.
Clearing this bit to 0 via user software has no effect on the external GPIO_1 pin.
Port 0.0 clear bit.
Set to 1 by user code to clear the external GPIO_0 pin low.
Clearing this bit to 0 via user software has no effect on the external GPIO_0 pin.
Reserved. These bits are reserved and should be written as 0 by user code.
Rev. C | Page 93 of 132
ADuC7036