ADUC7036CCPZ-RL Analog Devices Inc, ADUC7036CCPZ-RL Datasheet - Page 99
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
ADUC7036CCPZ-RL
Manufacturer Part Number
ADUC7036CCPZ-RL
Description
Flash 96k ARM7 Dual 16-Bit ADC LIN I.C.
Manufacturer
Analog Devices Inc
Series
MicroConverter® ADuC7xxxr
Datasheet
1.EVAL-ADUC7036QSPZ.pdf
(132 pages)
Specifications of ADUC7036CCPZ-RL
Core Processor
ARM7
Core Size
16/32-Bit
Speed
20.48MHz
Connectivity
LIN, SPI, UART/USART
Peripherals
PSM, Temp Sensor, WDT
Number Of I /o
9
Program Memory Size
96KB (96K x 8)
Program Memory Type
FLASH
Eeprom Size
-
Ram Size
6K x 8
Voltage - Supply (vcc/vdd)
3.5 V ~ 18 V
Data Converters
A/D 2x16b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 115°C
Package / Case
48-VFQFN Exposed Pad, CSP
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
High Voltage Configuration1 Register
Name: HVCFG1
Address: Indirectly addressed via the HVCON high voltage interface
Default Value: 0x00
Access: Read/write
Function: This 8-bit register controls the function of high voltage circuits on the ADuC7036. This register is not an MMR and does not
appear in the MMR memory map. It is accessed via the HVCON register interface. Data to be written to this register is loaded through
HVDAT, and data is read back from this register using HVDAT.
Table 75. HVCFG1 Bit Designations
Bit
7
6
5
4
3
2
1
0
Description
Voltage attenuator diagnostic enable bit.
Set to 1 to turn on a 1.29 μA current source that adds 170 mV differential voltage to the voltage channel measurement.
Cleared to 0 to disable the voltage attenuator diagnostic.
High voltage temperature monitor. The high voltage temperature monitor is an uncalibrated temperature monitor
located on chip, close to the high voltage circuits. This monitor is completely separate to the on-chip, precision
temperature sensor (controlled via ADC1CON[7:6]) and allows user code to monitor die temperature change close to
the hottest part of the ADuC7036 die. The monitor generates a typical output voltage of 600 mV at 25°C and has a
negative temperature coefficient of typically −2.1 mV/°C.
Set to 1 to enable the on-chip, high voltage temperature monitor. When enabled, this voltage output temperature
monitor is routed directly to the voltage channel ADC.
Cleared to 0 to disable the on-chip, high voltage temperature monitor.
Voltage channel short enable bit.
Set to 1 to enable an internal short (at the attenuator, before the ADC input buffers) on the voltage channel ADC and to
allow noise to be measured as a self-diagnostic test.
Cleared to 0 to disable an internal short on the voltage channel.
WU and STI readback enable bit.
Set to 1 to enable input capability on the external WU and STI pins. In this mode, a rising or falling edge transition on
the WU and STI pins generates a high voltage interrupt. When this bit is set, the state of the WU and STI pins can be
monitored via the HVMON register (HVMON[7] and HVMON[5]).
Cleared to 0 to disable input capability on the external WU and STI pins.
High voltage I/O driver enable bit.
Set to 1 to reenable high voltage I/O pins (LIN/BSD, STI, and WU) that have been disabled as a result of a short-circuit
current event (the event must last longer than 20 μs for the LIN/BSD and STI pins and longer than 400 μs for the WU
pin). This bit must also be set to 1 to reenable the WU and STI pins if they were disabled by a thermal event. It should
be noted that this bit must be set to clear any pending interrupt generated by the short-circuit event (even if the event
has passed) as well as reenabling the high voltage I/O pins.
Cleared to 0 automatically.
Enable/disable short-circuit protection (LIN/BSD and STI).
Set to 1 to enable passive short-circuit protection on the LIN pin. In this mode, a short-circuit event on the LIN/BSD pin
generates a high voltage interrupt, IRQ3 (if enabled in IRQEN[16]), and asserts the appropriate status bit in HVSTA but
does not disable the short-circuiting pin.
Cleared to 0 to enable active short-circuit protection on the LIN/BSD pin. In this mode, during a short-circuit event, the
LIN/BSD pin generates a high voltage interrupt (IRQ3), asserts HVSTA[16], and automatically disables the short-
circuiting pin. When disabled, the I/O pin can only be reenabled by writing to HVCFG1[3].
WU pin timeout (monoflop) counter enable/disable.
Set to disable the WU I/O timeout counter.
Cleared to enable a timeout counter that automatically deasserts the WU pin 1.3 sec after user code has asserted the
WU pin via HVCFG0[4].
WU open-circuit diagnostic enable.
Set to enable an internal WU I/O diagnostic pull-up resistor to the VDD pin, thus allowing detection of an open-circuit
condition on the WU pin.
Cleared to disable an internal WU I/O diagnostic pull-up resistor.
Rev. C | Page 99 of 132
ADuC7036