LAN9313-NZW SMSC, LAN9313-NZW Datasheet - Page 54
LAN9313-NZW
Manufacturer Part Number
LAN9313-NZW
Description
Ethernet ICs Three Port 10/100 Ethernet Switch
Manufacturer
SMSC
Type
Three Port Managed Ethernet Switchr
Datasheet
1.LAN9313-NZW.pdf
(399 pages)
Specifications of LAN9313-NZW
Ethernet Connection Type
10 Base-T, 100 Base-TX
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Product
Ethernet Switches
Number Of Transceivers
1
Standard Supported
802.3, 802.3u
Data Rate
10 Mbps, 100 Mbps
Supply Voltage (max)
3.6 V
Supply Voltage (min)
0 V
Supply Current (max)
155 mA, 270 mA
Maximum Operating Temperature
+ 70 C
Package / Case
TQFP-100
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LAN9313-NZW
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
LAN9313-NZW
Manufacturer:
SMSC
Quantity:
20 000
- Current page: 54 of 399
- Download datasheet (5Mb)
Revision 1.7 (06-29-10)
5.2.1
5.2.2
The following sections detail each category of interrupts and their related registers. Refer to
Chapter 13, "Register Descriptions," on page 146
1588 Time Stamp Interrupts
Multiple 1588 Time Stamp interrupt sources are provided by the LAN9313/LAN9313i. The top-level
1588_EVNT (bit 29) of the
event occurred in the
The
status of all 1588 interrupt conditions. These include TX/RX 1588 clock capture indication on Ports
2,1,0, 1588 clock capture for GPIO[8:9] events, as well as 1588 timer interrupt indication.
In order for a 1588 interrupt event to trigger the external IRQ interrupt pin, the desired 1588 interrupt
event must be enabled in the
(1588_EVNT_EN) of the
enabled via bit 8 (IRQ_EN) of the
For additional details on the 1588 Time Stamp interrupts, refer to
on page
Switch Fabric Interrupts
Multiple Switch Fabric interrupt sources are provided by the LAN9313/LAN9313i in a three-tiered
register structure as shown in
Register (INT_STS)
Engine Interrupt Pending Register
In turn, the
Register (SWE_IMR)
(Buffer Manager, Switch Engine, and Port 2,1,0 MACs).
The low-level Switch Fabric sub-module interrupt pending and mask registers of the Buffer Manager,
Switch Engine, and Port 2,1,0 MACs provide multiple interrupt sources from their respective sub-
modules. These low-level registers provide the following interrupt sources:
In order for a Switch Fabric interrupt event to trigger the external IRQ interrupt pin, the following must
be configured:
For additional details on the Switch Fabric interrupts, refer to
on page
—Status B Pending
—Status A Pending
—Interrupt Pending
—No currently supported interrupt sources. These registers are reserved for future use.
Buffer Manager
Pending Register
Switch Engine
Pending Register
Port 2,1,0 MACs
Pending Register
The desired Switch Fabric sub-module interrupt event must be enabled in the corresponding mask
register
Interrupt Mask Register (SWE_IMR)
Register (MAC_IMR_x)
The desired Switch Fabric sub-module interrupt event must be enabled in the
Interrupt Mask Register (SWE_IMR)
Bit 28 (SWITCH_INT_EN) of the
IRQ output must be enabled via bit 8 (IRQ_EN) of the
1588 Interrupt Status and Enable Register (1588_INT_STS_EN)
140.
83.
(Buffer Manager Interrupt Mask Register (BM_IMR)
Switch Engine Interrupt Pending Register (SWE_IPR)
(Switch Engine Interrupt Mask Register (SWE_IMR)
(Buffer Manager Interrupt Mask Register (BM_IMR)
provides indication that a Switch Fabric interrupt event occurred in the
(BM_IPR))
(SWE_IPR))
(MAC_IPR_x))
provide status and enabling/disabling of all Switch Fabric sub-modules interrupts
(Port x MAC Interrupt Mask Register (MAC_IMR_x)
1588 Interrupt Status and Enable Register
Interrupt Enable Register (INT_EN)
Interrupt Status Register (INT_STS)
for the Port 2,1,0 MACs)
1588 Interrupt Status and Enable Register
Figure
Interrupt Configuration Register
(SWE_IPR).
DATASHEET
Interrupt Enable Register (INT_EN)
5.1. The top-level SWITCH_INT (bit 28) of the
for the Switch Engine, and/or
54
for bit-level definitions of all interrupt registers.
Interrupt Configuration Register (IRQ_CFG)
Three Port 10/100 Managed Ethernet Switch with MII
provides indication that a 1588 interrupt
must be set, and IRQ output must be
Section 6.6, "Switch Fabric Interrupts,"
for the Buffer Manager,
Section 10.6, "IEEE 1588 Interrupts,"
(1588_INT_STS_EN).
(IRQ_CFG).
and
provides enabling/disabling and
Port x MAC Interrupt Mask
Switch Engine Interrupt Mask
and
and
must be set
(1588_INT_STS_EN), bit 29
and
Buffer Manager Interrupt
Switch Engine Interrupt
SMSC LAN9313/LAN9313i
Port x MAC Interrupt
Switch Engine
Interrupt Status
Switch Engine
Datasheet
Switch
Related parts for LAN9313-NZW
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Ethernet ICs Three Port 10/100 Ethernet Switch
Manufacturer:
SMSC
Datasheet:
Part Number:
Description:
FAST ETHERNET PHYSICAL LAYER DEVICE
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
4-PORT USB2.0 HUB CONTROLLER
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
FDC37C672ENHANCED SUPER I/O CONTROLLER WITH FAST IR
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
COM90C66LJPARCNET Controller/Transceiver with AT Interface and On-Chip RAM
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet: