E-STE10/100A STMicroelectronics, E-STE10/100A Datasheet - Page 74

no-image

E-STE10/100A

Manufacturer Part Number
E-STE10/100A
Description
Telecom ICs PCI Ethernet Contlr
Manufacturer
STMicroelectronics
Datasheet

Specifications of E-STE10/100A

Mounting Style
SMD/SMT
Package / Case
PQFP-128
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Electrical specifications and timings
74/82
Figure 16. PCI clock waveform
Table 21.
Table 22.
Tval(ptp)
Tsu(ptp)
Symbol
Symbol
Trst-clk
TX1C
Trst-off
TX1d
TX1p
TX1t
Tval
Tsu
Ton
Toff
Trst
Th
Th
L
X1 duty cycle
X1 period
X1 tolerance
X1 load capacitance
Clock to signal valid delay
(bussed signals)
Clock to signal valid delay
(point to point)
Float to active delay
Active to float delay
Input set up time to clock
(bussed signals)
Input set up time to clock
(point to point)
Input hold time from clock
Input hold time from clock
Reset active time after power
stable
Reset active time after clk
stable
Reset active to output float
delay
X1 specifications
PCI timing
0.2Vcc
Parameter
Parameter
0.475Vcc
0.4Vcc
0.6Vcc
Th
Tc
Test condition
Test condition
0.325Vcc
Tl
10,12
Min.
Min.
100
45
2
2
2
7
0
0
1
0.4Vcc, p-to-p
minimum
Typ.
Typ.
50
30
STE10/100A
Max.
Max.
+ / -
55
50
18
11
11
28
40
Units
Units
PPM
ms
pF
ns
ns
ns
ns
ns
ns
ns
ns
ns
µs
ns
%

Related parts for E-STE10/100A