IRF840ASPBF Vishay, IRF840ASPBF Datasheet - Page 7
![MOSFET N-CH 500V 8A D2PAK](/photos/5/29/52982/vishay-d2pak_sml.jpg)
IRF840ASPBF
Manufacturer Part Number
IRF840ASPBF
Description
MOSFET N-CH 500V 8A D2PAK
Manufacturer
Vishay
Type
Power MOSFETr
Specifications of IRF840ASPBF
Transistor Polarity
N-Channel
Fet Type
MOSFET N-Channel, Metal Oxide
Fet Feature
Standard
Rds On (max) @ Id, Vgs
850 mOhm @ 4.8A, 10V
Drain To Source Voltage (vdss)
500V
Current - Continuous Drain (id) @ 25° C
8A
Vgs(th) (max) @ Id
4V @ 250µA
Gate Charge (qg) @ Vgs
38nC @ 10V
Input Capacitance (ciss) @ Vds
1018pF @ 25V
Power - Max
3.1W
Mounting Type
Surface Mount
Package / Case
D²Pak, TO-263 (2 leads + tab)
Minimum Operating Temperature
- 55 C
Configuration
Single
Resistance Drain-source Rds (on)
0.85 Ohm @ 10 V
Drain-source Breakdown Voltage
500 V
Gate-source Breakdown Voltage
+/- 30 V
Continuous Drain Current
8 A
Power Dissipation
3100 mW
Maximum Operating Temperature
+ 150 C
Mounting Style
SMD/SMT
Continuous Drain Current Id
8A
Drain Source Voltage Vds
500V
On Resistance Rds(on)
850mohm
Rds(on) Test Voltage Vgs
10V
Threshold Voltage Vgs Typ
4V
Number Of Elements
1
Polarity
N
Channel Mode
Enhancement
Drain-source On-res
0.85Ohm
Drain-source On-volt
500V
Gate-source Voltage (max)
±30V
Output Power (max)
Not RequiredW
Frequency (max)
Not RequiredMHz
Noise Figure
Not RequireddB
Power Gain
Not RequireddB
Drain Efficiency
Not Required%
Operating Temp Range
-55C to 150C
Operating Temperature Classification
Military
Mounting
Surface Mount
Pin Count
2 +Tab
Package Type
D2PAK
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
*IRF840ASPBF
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon
Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and
reliability data, see www.vishay.com/ppg?91066.
Document Number: 91066
S11-1050-Rev. D, 30-May-11
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
Re-applied
voltage
Reverse
recovery
current
+
R
-
g
D.U.T.
Note
a. V
Driver gate drive
D.U.T. l
D.U.T. V
Inductor current
GS
= 5 V for logic level devices
P.W.
SD
DS
IRF840AS, SiHF840AS, IRF840AL, SiHF840AL
waveform
This document is subject to change without notice.
waveform
Peak Diode Recovery dV/dt Test Circuit
Ripple ≤ 5 %
Body diode forward drop
Period
Body diode forward
+
-
Fig. 14 - For N-Channel
• dV/dt controlled by R
• Driver same type as D.U.T.
• I
• D.U.T. - device under test
Diode recovery
SD
current
controlled by duty factor “D”
Circuit layout considerations
dV/dt
• Low stray inductance
• Ground plane
• Low leakage inductance
current transformer
dI/dt
D =
-
g
Period
P.W.
+
V
I
V
SD
GS
DD
= 10 V
+
-
V
DD
a
www.vishay.com/doc?91000
Vishay Siliconix
www.vishay.com
7