MT48LC16M8A2TG-75:G Micron Technology Inc, MT48LC16M8A2TG-75:G Datasheet - Page 56

• Manufacturer Part Number: MT48LC16M8A2TG-75:G
• Description: DRAM Chip SDRAM 128M-Bit 16Mx8 3.3V 54-Pin TSOP-II Tray
• Manufacturer: Micron Technology Inc
• Type: SDRAMr

Specifications of MT48LC16M8A2TG-75:G

• Package: 54TSOP-II
• Density: 128 Mb
• Address Bus Width: 14 Bit
• Operating Supply Voltage: 3.3 V
• Maximum Clock Rate: 133 MHz
• Maximum Random Access Time: 6|5.4 ns
• Operating Temperature: 0 to 70 °C

Figure 40:
PDF: 09005aef8091e66d/Source: 09005aef8091e625
128MSDRAM_2.fm - Rev. N 1/09 EN
DQML, DQMH
COMMAND
A0–A9, A11
DQM /
BA0, BA1
CLK
CKE
A10
DQ
Auto Refresh Mode
Precharge all
High-Z
active banks
t CKS
t CMS
t AS
SINGLE BANK
ALL BANKS
PRECHARGE
Notes:
BANK(S)
T0
t AH
t CKH
t CMH
t CK
1. Each AUTO REFRESH command performs a refresh cycle. Back-to-back commands are not
required.
t RP
T1
NOP
T2
REFRESH
AUTO
t CH
t RFC
56
1
NOP
(
(
(
(
)
(
)
(
)
(
)
(
(
(
)
)
)
(
(
)
)
)
(
(
)
(
)
(
(
(
(
)
(
(
)
)
(
(
)
(
)
(
)
)
(
)
)
)
)
)
)
(
(
(
)
(
)
(
(
)
)
)
)
)
NOP
Micron Technology, Inc., reserves the right to change products or specifications without notice.
t CL
Tn + 1
REFRESH
AUTO
128Mb: x4, x8, x16 SDRAM
t RFC
NOP
1
(
(
(
(
(
)
)
(
)
)
(
(
(
(
(
)
)
)
(
)
)
)
)
(
(
)
)
(
(
(
(
(
)
(
(
(
(
)
(
)
(
)
)
)
)
(
)
)
)
)
)
(
)
(
)
)
©1999 Micron Technology, Inc. All rights reserved.
NOP
Timing Diagrams
To + 1
ACTIVE
ROW
ROW
BANK
DON’T CARE