CY2314ANZSC-1 Cypress Semiconductor Corp, CY2314ANZSC-1 Datasheet - Page 6

• Manufacturer Part Number: CY2314ANZSC-1
• Manufacturer: Cypress Semiconductor Corp

Specifications of CY2314ANZSC-1

• Number Of Outputs: 14
• Operating Supply Voltage (max): 3.465V
• Operating Temp Range: 0C to 70C
• Propagation Delay Time: 30ns
• Operating Supply Voltage (min): 3.135V
• Mounting: Surface Mount
• Pin Count: 28
• Operating Supply Voltage (typ): 3.3V
• Package Type: SOIC
• Duty Cycle: 55%
• Operating Temperature Classification: Commercial
• Lead Free Status / RoHS Status: Not Compliant

Application Information
Clock traces must be terminated with either series or parallel termination, as is normally done.
Recommendation
■
■
■
■
■
Ordering Information
Document #: 38-07143 Rev. *B
Pb-Free
CY2314ANZSXC-1
CY2314ANZSXC-1T
Surface mount, low ESR,and ceramic capacitors must be used for filtering. Typically, these capacitors have a value of 0.1 μF. In
some cases, smaller value capacitors may be required.
The value of the series terminating resistor satisfies the following equation, where Rtrace is the loaded characteristic impedance of
the trace, Rout is the output impedance of the buffer (typically 25Ω), and Rseries is the series terminating resistor.
Rseries > Rtrace – Rout
Footprints must be laid out for optional EMI reducing capacitors, which should be placed as close to the terminating resistor as is
physically possible. Typical values of these capacitors range from 4.7 pF to 22 pF.
A ferrite bead may be used to isolate the board V
than 50Ω impedance at the clock frequency, under loaded DC conditions. Refer to the application note
Techniques for Cypress Clock Generators
If a ferrite bead is used, a 10 μF to 22 μF tantalum bypass capacitor should be placed close to the ferrite bead. This capacitor
prevents power supply droop during current surges.
(or CY2281 or CY2282)
* CY2280 48 Pin SSOP
Ordering Code
* This Frequency Synthesizer is used to generate
CPU, PCI, USB, REF, and APIC Clocks
CPUCLK
USBCLK
PCICLK
APIC
REF
Package
SDATA
R
SZ283
SZ283
s
SCLK
Name
0.1uF
C
V
d
for more details.
DD
3.3V
Figure 7. Application Circuit
28-Pin SOIC
28-Pin SOIC - Tape and Reel
DD
from the clock generator V
CY 2314 28 Pin SOIC
Package Type
V
V
SCLK
BUF_IN
SDATA
DD
SS
SDRAM (0-13)
DD
island. Ensure that the ferrite bead offers greater
C
C
R
Commercial
Commercial
t
d
s
= OPTIONAL EMI - REDUCING CAPACITORS
= DECOUPLING CAPACITORS
= SERIES TERMINATING RESISTORS
R
s
Operating
Range
C
t
Layout and Termination
CY2314ANZ
SDRAM (0-13)
Page 6 of 8
[+] Feedback