ICS83948AYI IDT, Integrated Device Technology Inc, ICS83948AYI Datasheet - Page 2
![](/photos/31/26/312699/32pin_lqfp_sml.jpg)
ICS83948AYI
Manufacturer Part Number
ICS83948AYI
Description
Manufacturer
IDT, Integrated Device Technology Inc
Type
Clock Driverr
Datasheet
1.ICS83948AYI.pdf
(13 pages)
Specifications of ICS83948AYI
Number Of Clock Inputs
2
Output Frequency
250MHz
Output Logic Level
LVCMOS/LVTTL
Operating Supply Voltage (min)
3V
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (max)
3.6V
Package Type
LQFP
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
32
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ICS83948AYI
Manufacturer:
ICS
Quantity:
62
Company:
Part Number:
ICS83948AYI-01LF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
ICS83948AYI-01LFT
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
ICS83948AYI-147LF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
ICS83948AYI-147LFT
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
ICS83948AYILF
Manufacturer:
IDT
Quantity:
231
Company:
Part Number:
ICS83948AYILF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Table 1. Pin Descriptions
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
Table 2. Pin Characteristics
Function Tables
Table 3A. Clock Select Function Table
IDT™ / ICS™ LVCMOS/LVTTL CLOCK GENERATOR
Symbol
C
R
R
C
R
20, 24, 28, 32
ICS83948I
LOW SKEW, 1-TO-12 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER
15, 17, 19,
21, 23, 25,
10, 14, 18,
IN
PULLUP
PULLDOWN
PD
OUT
Control Input
27, 29, 31
22, 26, 30
8, 12, 16,
9, 11, 13,
Number
CLK_SEL
1
2
3
4
5
6
7
0
1
Parameter
Input Capacitance
Input Pullup Resistor
Input Pulldown Resistor
Power Dissipation Capacitance
(per output)
Output Impedance
LVCMOS_CLK
Q11, Q10, Q9,
Q8, Q7, Q6,
Q5, Q4, Q3,
Q2, Q1, Q0
CLK_SEL
CLK_EN
Name
nCLK
V
GND
CLK
V
OE
DDO
De-selected
DD
CLK/nCLK
Selected
Output
Power
Power
Power
Input
Input
Input
Input
Input
Input
Clock
Type
LVCMOS_CLK
De-selected
Pulldown
Pullup
Pullup
Pullup
Pullup
Pullup
Selected
Test Conditions
Description
Clock select input. When HIGH, selects LVCMOS_CLK input.
When LOW, selects CLK/nCLK inputs. LVCMOS / LVTTL interface levels.
Single-ended clock input. LVCMOS/LVTTL interface levels.
Non-inverting differential clock input.
Inverting differential clock input.
Clock enable pin. LVCMOS/LVTTL interface levels.
Output enable pin. LVCMOS/LVTTL interface levels.
Positive supply pin.
Power supply ground.
Single-ended clock outputs. LVCMOS/LVTTL interface levels.
Output supply pins.
2
Minimum
ICS83948AYI REV. C NOVEMBER 7, 2008
Typical
51
51
25
4
7
Maximum
Units
k
k
pF
pF
Ω
Ω
Ω