ICS853054AGT IDT, Integrated Device Technology Inc, ICS853054AGT Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
ICS853054AGT
Manufacturer Part Number
ICS853054AGT
Description
Manufacturer
IDT, Integrated Device Technology Inc
Type
Clock Multiplexerr
Datasheet
1.ICS853054AGT.pdf
(16 pages)
Specifications of ICS853054AGT
Number Of Clock Inputs
4
Mode Of Operation
Differential
Output Frequency
3200MHz
Output Logic Level
ECL/LVPECL
Operating Supply Voltage (min)
-2.375/2.375V
Operating Supply Voltage (typ)
-2.5/-3.3/3.3V
Operating Supply Voltage (max)
-3.465/3.465V
Package Type
TSSOP
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Signal Type
CML/LVDS/LVPECL/SSTL
Mounting
Surface Mount
Pin Count
16
Lead Free Status / RoHS Status
Not Compliant
IDT™ / ICS™ 4:1, DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER
ICS853054
4:1, DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER
R
I
PCLK/nPCLK I
For applications not requiring the use of a differential input, both
the PCLK and nPCLK pins can be left floating. Though not
required, but for additional protection, a 1k resister can be tied
from PCLK to ground.
W
Figure 1 shows how the differential input can be wired to accept
single ended levels. The reference voltage V_REF = V
generated by the bias resistors R1, R2 and C1. This bias circuit
should be located as close as possible to the input pin. The ratio
853054AG
NPUTS
ECOMMENDATIONS FOR
IRING THE
:
D
NPUT
Integrated
Circuit
Systems, Inc.
IFFERENTIAL
:
U
NUSED
I
F
NPUT TO
IGURE
Single Ended Clock Input
I
NPUT
1. S
A
A
www.icst.com/products/hiperclocks.html
PPLICATION
CCEPT
INGLE
P
INS
E
C1
0.1u
S
NDED
V_REF
INGLE
CC
/2 is
S
IGNAL
E
7
7
I
NDED
S
All select pins have internal pull-ups and pull-downs;
additional resistance is not required but can be added for
additional protection. A 1k
of R1 and R2 might need to be adjusted to position the V_REF in
the center of the input voltage swing. For example, if the input
clock swing is only 2.5V and V
and R2/R1 = 0.609.
NFORMATION
ELECT
1K
R1
1K
R2
D
RIVING
VCC
L
P
4:1, D
EVELS
INS
nPCLK
LVPECL/ECL C
PCLK
D
:
IFFERENTIAL
IFFERENTIAL
I
NPUT
CC
resister can be used.
= 3.3V, V_REF should be 1.25V
-
LOCK
TO
-3.3V
M
REV. A JANUARY 5, 2006
ULTIPLEXER
OR
2.5V
ICS853054
TSD