SAA7129AH NXP Semiconductors, SAA7129AH Datasheet - Page 29
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
SAA7129AH
Manufacturer Part Number
SAA7129AH
Description
Manufacturer
NXP Semiconductors
Datasheet
1.SAA7129AH.pdf
(55 pages)
Specifications of SAA7129AH
Adc/dac Resolution
10b
Screening Level
Commercial
Package Type
PQFP
Pin Count
44
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAA7129AH
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Company:
Part Number:
SAA7129AH/V1,518
Manufacturer:
Sigma Designs Inc
Quantity:
10 000
Part Number:
SAA7129AH/V1,518
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
SAA7129AH/V1,557
Manufacturer:
Sigma Designs Inc
Quantity:
10 000
Philips Semiconductors
Table 50 Subaddress 6BH
Table 51 Selection of the signal type on pin RCV1
2003 Dec 09
Digital video encoder
SRCV11
BIT
7
6
5
4
3
2
1
0
0
0
1
1
SYMBOL
SRCV11
SRCV10
SRCV10
ORCV1
ORCV2
PRCV1
PRCV2
TRCV2
CBLF
0
1
0
1
These 2 bits define signal type on pin RCV1; see Table 51
0 = horizontal synchronization is taken from RCV1 port (at bit SYMP = LOW) or from
decoded frame sync of “ITU-R BT.656” input (at bit SYMP = HIGH); default state after
reset
1 = horizontal synchronization is taken from RCV2 port (at bit SYMP = LOW)
0 = pin RCV1 is switched to input; default state after reset
1 = pin RCV1 is switched to output
0 = polarity of RCV1 as output is active HIGH, rising edge is taken when input; default
state after reset
1 = polarity of RCV1 as output is active LOW, falling edge is taken when input
When CBLF = 0.
When CBLF = 1.
0 = pin RCV2 is switched to input; default state after reset
1 = pin RCV2 is switched to output
0 = polarity of RCV2 as output is active HIGH, rising edge is taken when input,
respectively; default state after reset
1 = polarity of RCV2 as output is active LOW, falling edge is taken when input,
respectively
If ORCV2 = 1, pin RCV2 provides an HREF signal (horizontal reference pulse that is
defined by RCV2S and RCV2E, also during vertical blanking interval); default state
after reset.
If ORCV2 = 0 and bit SYMP = 0, signal input to RCV2 is used for horizontal
synchronization only (if TRCV2 = 1); default state after reset.
If ORCV2 = 1, pin RCV2 provides a ‘composite-blanking-not’ signal, for example a
reference pulse that is defined by RCV2S and RCV2E, excluding vertical blanking
interval, which is defined by FAL and LAL.
If ORCV2 = 0 and bit SYMP = 0, signal input to RCV2 is used for horizontal
synchronization (if TRCV2 = 1) and as an internal blanking signal.
RCV1
FSEQ
VS
FS
Vertical Sync each field; default state after reset
Frame Sync (odd/even)
Field Sequence, vertical sync every fourth field (PAL = 0), eighth field
(PAL = 1) or twelfth field (SECAM = 1)
not applicable
29
DESCRIPTION
FUNCTION
SAA7128AH; SAA7129AH
Product specification