MC34910G5ACR2 Freescale, MC34910G5ACR2 Datasheet - Page 81
![](/photos/31/26/312678/296-32-tqfp_sml.jpg)
MC34910G5ACR2
Manufacturer Part Number
MC34910G5ACR2
Description
Manufacturer
Freescale
Datasheet
1.MC34910G5ACR2.pdf
(90 pages)
Specifications of MC34910G5ACR2
Turn Off Delay Time
10us
Number Of Drivers
2
Operating Temperature (min)
-40C
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC34910G5ACR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
LIN Control Register - LINCR
Writing the LIN control register (LINCR) returns the LIN status
register (LINSR).
* LIN failure gone: if LIN failure (over-temp, TXD/RXD short) was set, the flag
resets automatically when the failure is gone.
LDVS - LIN Dominant Voltage Select
RXONLY - LIN Receiver Operation Only
transmitter.
the LIN transmitter. In case of a LIN error condition this bit is
automatically set.
functionality and the RXD pin will reflect the state of the LIN
bus.
up disabled (Stop mode).
LSRx - LIN Slew-Rate
accordance with
Table 45.
81
33910
FUNCTIONAL DEVICE OPERATIONS
LOGIC COMMANDS AND REGISTERS
Table 44. LIN Control Register - $4
Condition
LSR1
This register controls the LIN physical interface block.
This write-only bit controls the LIN Dominant voltage:
1 = LIN Dominant Voltage =
0 = LIN Dominant Voltage =
This write-only bit controls the behavior of the LIN
In Normal mode the activation of the RXONLY bit disables
In Stop mode this bit disables the LIN wake-up
1 = only LIN receiver active (Normal mode) or LIN wake-
0 = LIN fully enabled.
This write-only bit controls the LIN driver slew-rate in
Reset
Value
Reset
Write
0
0
1
1
LIN Slew-Rate Control
LSR0
POR, Reset
ext_reset
mode or
0
1
0
1
LDVS
C3
0
Table
45.
POR, Reset mode,
Normal Slew Rate (up to 20 kb/s)
ext_reset or LIN
Fast Slew Rate (up to 100 kb/s)
Slow Slew Rate (up to 10 kb/s)
failure gone*
RXONLY
V
V
C2
0
LIN_DOM_1
LIN_DOM_0
Description
Reserved
(1.7 V typ)
(1.1 V typ)
LSR1
C1
0
POR
LSR0
C0
0
LIN Status Register - LINSR
interface block and is also returned when writing to the LIN
control register (LINCR).
RXSHORT - RXD Pin Short Circuit
RXD pin (shorted either to 5.0 V or to Ground). The short-
circuit delay must be 8.0 µs worst case to be detected and to
shutdown the driver. To clear this bit, it must be read after the
condition is gone (transition detected on RXD pin). The LIN
driver is automatically re-enabled once the condition is gone.
TXDOM - TXD Permanent Dominant
at dominant (Ground) condition and the resultant shutdown in
the LIN transmitter. This condition is detected after the TXD
pin remains in dominant state for more than 1 second typical
value.
The LIN driver is automatically re-enabled once TXD goes
High.
LINOT - LIN Driver Over-temperature Shutdown
shutdown due to over-temperature. The transmitter is
automatically re-enabled after the over-temperature
condition is gone and TXD is high. The LINOT bit is cleared
after SPI read once the condition is gone.
LINOC - LIN Driver Over-current Shutdown
occurred on the LIN pin. The LIN driver is not shutdown but
an IRQ is generated. To clear this bit, it must be read after the
condition is gone.
This register returns the status of the LIN physical
This read-only bit indicates a short-circuit condition on the
1 = RXD short circuit condition.
0 = None.
This read-only bit signals the detection of a TXD pin stuck
To clear this bit, it must be read after TXD has gone high.
1 = TXD stuck at dominant fault detected.
0 = None.
This read-only bit signals that the LIN transceiver was
1 = LIN over-temperature shutdown
0 = None
This read-only bit signals an over-current condition
1 = LIN over-current shutdown
0 = None
Table 46. LIN Status Register - $4/$5
Read
RXSHORT
S3
Analog Integrated Circuit Device Data
TXDOM
S2
Freescale Semiconductor
LINOT
S1
LINOC
S0