MMA8453QR1 Freescale, MMA8453QR1 Datasheet
![no-image](/images/manufacturer_photos/0/2/261/freescale_sml.jpg)
MMA8453QR1
Specifications of MMA8453QR1
Available stocks
Related parts for MMA8453QR1
MMA8453QR1 Summary of contents
Page 1
... User interface (menu scrolling by orientation change, tap detection for button replacement) Part Number MMA8453QT MMA8453QR1 This document contains certain information on a new product. Specifications and information herein are subject to change without notice. © Freescale Semiconductor, Inc., 2010. All rights reserved. ...
Page 2
... Serial I C Interface .................................................................................................................................................... 18 Table 8. Serial Interface Pin Description ................................................................................................................... 18 2 5.10 Operation ................................................................................................................................................. 19 2 Table Address Selection Table ....................................................................................................................... 19 Single Byte Read ......................................................................................................................................................... 19 Multiple Byte Read ....................................................................................................................................................... 19 Single Byte Write ......................................................................................................................................................... 19 Multiple Byte Write ....................................................................................................................................................... 20 2 Table 10 Device Address Sequence ................................................................................................................. 20 2 Figure 12 Timing Diagram ................................................................................................................................. 20 MMA8453Q 2 Sensors Freescale Semiconductor ...
Page 3
... FF_MT_SRC Freefall/Motion Source Register ....................................................................................................30 0x16: FF_MT_SRC Freefall and Motion Source Register (Read Only) ...............................................................30 Table 27. Freefall/Motion Source Description ..........................................................................................................31 0x17: FF_MT_THS Freefall and Motion Threshold Register .......................................................................................31 0x17 FF_MT_THS Register (Read/Write) ...........................................................................................................31 Table 28. FF_MT_THS Description ...........................................................................................................................31 0x18 FF_MT_COUNT Debounce Register .................................................................................................................32 0x18 FF_MT_COUNT_Register (Read/Write) .....................................................................................................32 Sensors Freescale Semiconductor MMA8453Q 3 ...
Page 4
... Table 55. System Output Data Rate Selection ......................................................................................................... 41 Table 56. Full Scale Selection .................................................................................................................................. 41 0x2B: CTRL_REG2 System Control 2 Register .......................................................................................................... 42 0x2B CTRL_REG2 Register (Read/Write) .......................................................................................................... 42 Table 57. CTRL_REG2 Description .......................................................................................................................... 42 Table 58. MODS Oversampling Modes .................................................................................................................... 42 Table 59. MODS Oversampling Modes Current Consumption and Averaging Values at each ODR ....................... 42 0x2C: CTRL_REG3 Interrupt Control Register ............................................................................................................ 43 MMA8453Q 4 Sensors Freescale Semiconductor ...
Page 5
... Table 63. OFF_X Description ....................................................................................................................................44 0x30: OFF_Y Offset Correction Y Register ..................................................................................................................44 0x30 OFF_Y Register (Read/Write) ....................................................................................................................44 Table 64. OFF_Y Description ....................................................................................................................................44 0x31: OFF_Z Offset Correction Z Register ..................................................................................................................44 0x31 OFF_Z Register (Read/Write) .....................................................................................................................44 Table 65. OFF_Z Description ....................................................................................................................................44 Table 66. MMA8453Q Register Map .........................................................................................................................45 Table 67. Accelerometer Output Data .......................................................................................................................46 Package Dimensions................................................................................................................................................................47 Sensors Freescale Semiconductor MMA8453Q 5 ...
Page 6
... Application Notes for Reference The following is a list of Freescale Application Notes written for the MMA8451, 2, 3Q: • AN4068, Embedded Orientation Detection Using the MMA8451 • AN4069, Offset Calibration of the MMA8451 • AN4070, Motion and Freefall Detection Using the MMA8451 • AN4071, High Pass Data and Functions Using the MMA8451, 2,3Q • ...
Page 7
... Pin 1 LL Xout @ 0g Yout @ -1g Zout @ 0g Xout @ -1g Yout @ 0g Zout @ 0g Xout @ 0g Yout @ 1g Zout @ 0g 1.6V - 3.6V Interface Voltage VDDIO VDDIO 4.7kΩ 4.7kΩ SCL SDA Sensors Freescale Semiconductor PU Earth Gravity LR PD Xout @ 1g Yout @ 0g Zout @ 0g Figure 3. Landscape/Portrait Orientation VDDIO 2 BYP 0.1μ 0.1μF MMA8453Q ...
Page 8
... The QFN package is compliant with the RoHS standard. Please refer to AN4077. MMA8453Q 8 Description 2 C Serial Clock 2 C Serial Data Least Significant Bit of the Device I C Address Pin Status Input Input Open Open Drain Input Open Drain Input Input Output Input Output Input Input Input Input Input 2 C Sensors Freescale Semiconductor ...
Page 9
... Hz to any other data rate in the Normal, Low Noise + Low Power or High Resolution mode. 3. Before board mount. 4. Post Board Mount Offset Specifications are based Layer PCB, relative to 25°C 5. Self-test is one direction only. Sensors Freescale Semiconductor Test Conditions Symbol FS[1:0] set Mode ...
Page 10
... Min Typ Max (1) 1.95 2.5 3.6 (1) 1.62 1.8 3 165 165 165 1 75 100 470 1.8 5 0.75*VDDIO 0.3*VDDIO 0.9*VDDIO 0.1*VDDIO 0.1*VDDIO 0.001 1000 — 350 500 2/ODR + 1 ms 2/ODR + 2 ms -40 +85 Freescale Semiconductor Unit V V μA μA μA nF μ µ °C Sensors ...
Page 11
... SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t f This allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified Sensors Freescale Semiconductor Symbol Min f SCL t 1.3 ...
Page 12
... This is an ESD sensitive, improper handling can cause permanent damage to the part. MMA8453Q 12 2 Figure Slave Timing Diagram Symbol g max VDD Vin D drop STG Symbol HBM MM CDM — Value Unit 5,000 g -0 3.6 V -0.3 to VDDIO + 0.3 V 1.8 m -40 to +85 °C -40 to +125 °C Value Unit ±2000 V ±200 V ±500 V ±100 mA Sensors Freescale Semiconductor ...
Page 13
... STANDBY to ACTIVE. These are all noted in the device memory map register table. The SLEEP and WAKE modes are ACTIVE modes. For more information on how to use the SLEEP and WAKE modes and how to transition between these modes please refer to the functionality section of this document. Sensors Freescale Semiconductor SLEEP STANDBY Figure 6. MMA8453Q Mode Transition Diagram ...
Page 14
... The resolution is reduced by a factor only the 8-bit results are used. For more information on the data manipulation between data formats and modes, refer to Freescale application note, AN4076. There is a device driver available that can be used with the Sensor T oolbox demo board (LFSTBEB8451, 2, 3Q) with this application note ...
Page 15
... The motion configuration has the option of enabling or disabling a high pass filter to eliminate tilt data (static offset). The freefall does not use the high pass filter. For details on the Freefall and Motion detection with specific application examples and recommended configuration settings, refer to Freescale application note AN4070. 5.5.1 Freefall Detection The detection of “ ...
Page 16
... The status register provides updates on the axes where the event was detected and the direction of the tap. For more information on how to configure the device for tap detection please refer to Freescale application note AN4072. ...
Page 17
... Z-angle lockout region. When lifting the device upright from the flat position it will be active for orientation detection as low as 29° from flat. . Figure 10. Illustration of Z-Tilt Angle Lockout Transition Sensors Freescale Semiconductor PORTRAIT 90° 0° Landscape Figure 9. Illustration of Portrait to Landscape Transition UPRIGHT 90° ...
Page 18
... C bus; the Serial Clock Line (SCL) and the Serial Data line (SDA). The latter interface is compliant with Fast mode (400 kHz), (Table 4). INT1 INT2 6 INT CFG 2 C serial interface (Table 8). To enable the interface may be used for 2 C bus. Freescale Semiconductor 2 C Sensors ...
Page 19
... MMA8453Q sends an acknowledgement that it has received the data. Since this transmission is complete, the Master transmits a stop condition (SP) to the data transfer. The data sent to the MMA8453Q is now stored in the appropriate register. Sensors Freescale Semiconductor Slave Address (SA0 = 1) 0011101 (0x1D) Figure 12 ...
Page 20
... Register Address[7: Register Address[7:0] SR Device Address[6: Data[7:0] Data[7:0] Register Address[7: Register Address[7: NAK: No Acknowledge R: Read = 1 2 Figure 12 Timing Diagram R/W 8-bit Final Value 1 0x39 0 0x38 1 0x3B 0 0x3A Device Address[6: Data[7: Data[7:0] NAK SP Data[7: Data[7:0] Data[7: Write = 0 Freescale Semiconductor NAK Sensors ...
Page 21
... PULSE_CFG R/W 0x21 (1)(2) PULSE_SRC R 0x22 (1)(3) PULSE_THSX R/W 0x23 (1)(3) PULSE_THSY R/W 0x24 (1)(3) PULSE_THSZ R/W 0x25 Sensors Freescale Semiconductor Auto-Increment Address F_READ=0 F_READ=1 0x01 0x02 0x03 0x03 0x00 0x04 0x05 0x05 0x00 0x06 0x00 0x00 — — 0x0C 0x0D ...
Page 22
... RST, ST 0x00 Wake from Sleep, IPOL, PP_OD 0x00 Interrupt enable register 0x00 Interrupt pin (INT1/INT2) map 0x00 X-axis offset adjust 0x00 Y-axis offset adjust 0x00 Z-axis offset adjust — Reserved. Read return 0x00. Bit 1 Bit 0 YDR XDR Sensors Freescale Semiconductor ...
Page 23
... ZDR is set whenever a new acceleration sample related to the Z-axis is generated. ZDR is cleared anytime OUT_Z_MSB register is read. YDR is set whenever a new acceleration sample related to the Y-axis is generated. YDR is cleared anytime OUT_Y_MSB register is read. XDR is set whenever a new acceleration sample related to the X-axis is generated. XDR is cleared anytime OUT_X_MSB register is read. Sensors Freescale Semiconductor MMA8453Q 23 ...
Page 24
... ZD5 Bit 4 Bit Bit 4 Bit Bit 2 Bit 1 Bit 0 XD4 XD3 XD2 Bit 2 Bit 1 Bit Bit 2 Bit 1 Bit 0 YD4 YD3 YD2 Bit 2 Bit 1 Bit Bit 2 Bit 1 Bit 0 ZD4 ZD3 ZD2 Bit 2 Bit 1 Bit Bit 2 Bit 1 Bit 0 0 SYSMOD1 SYSMOD0 Sensors Freescale Semiconductor ...
Page 25
... Logic ‘1’ indicates that the data ready interrupt is active indicating the presence of new data and/or data overrun. SRC_DRDY Otherwise logic ‘0’ the interrupt is not active. This bit is asserted when the ZYXOW and/or ZYXDR is set and the interrupt has been enabled. This bit is cleared by reading the X, Y, and Z data. Sensors Freescale Semiconductor Bit 4 Bit 3 Bit 2 SRC_LNDPRT SRC_PULSE ...
Page 26
... This register sets the high-pass filter cut-off frequency for removal of the offset and slower changing acceleration data. The filter cut-off options change based on the data rate selected as shown in filter, refer to Freescale application note AN4071. 0x0F HP_FILTER_CUTOFF: High Pass Filter Register (Read/Write) ...
Page 27
... Hz 6.2 Portrait/Landscape Embedded Function Registers For more details on the meaning of the different user configurable settings and for example code refer to Freescale application note AN4068. 0x10: PL_STATUS Portrait/Landscape Status Register This status register can be read to get updated information on any change in orientation by reading Bit the specifics of the orientation by reading the other bits ...
Page 28
... Bit 5 Bit 4 Bit ≥ ±75°. Bit 2 Bit 1 Bit Bit 2 Bit 1 Bit 0 DBNCE[1] DBNCE[0] Time Step (ms) LPLN HighRes LP 1.25 1.25 1.25 2.5 2.5 2 2.5 160 80 2.5 160 Bit 2 Bit 1 Bit 0 ZLOCK[2] ZLOCK[1] ZLOCK[0] Sensors Freescale Semiconductor ...
Page 29
... EA is zero, the event flags ZHE, ZHP, YHE, YHP, XHE, and XHP reflect the motion detection status (i.e., high g event) without any debouncing, provided that the corresponding bits ZEFE, YEFE, and/or XEFE are set. When the EA bit is set, these bits keep their current value until the FF_MT_SRC register is read. Sensors Freescale Semiconductor Bit 4 Bit 3 P_L_THS[1] ...
Page 30
... ZHE MMA8453Q 30 Bit 4 Bit 3 YEFE XEFE +8g High g + Threshold (Motion) Low g Threshold (Freefall) High g - Threshold (Motion) -8g Figure 13. FF_MT_CFG High and Low g Level Bit 4 Bit 3 ZHP YHE Bit 2 Bit 1 Bit Positive Acceleration Negative Acceleration Bit 2 Bit 1 Bit 0 YHP XHE XHP Sensors Freescale Semiconductor ...
Page 31
... While the DBCNTM bit is set to logic ‘0’ the debounce counter is decremented by 1 whenever the inertial event of interest is no longer true becomes active. Decrementing the debounce counter acts as a median enabling the system to filter out irregular spurious events which might impede the detection of inertial events. Sensors Freescale Semiconductor Bit 4 Bit 3 THS4 THS3 (Figure ...
Page 32
... Normal 0.319 0.319 1.25 0.638 0.638 2.5 0.638 1.28 5 0.638 2.55 10 0.638 5.1 20 0.638 20.4 20 0.638 40.8 20 0.638 40.8 20 Bit 2 Bit 1 Bit Time Step (ms) LPLN HighRes LP 1.25 1.25 1.25 2.5 2.5 2 2.5 160 80 2.5 160 Sensors Freescale Semiconductor ...
Page 33
... Detect) Count Threshold FF Counter Value FFEA High g Event on all 3-axis (Motion Detect) Count Threshold Debounce Counter Value EA High g Event on all 3-axis (Motion Detect) Count Threshold Debounce Counter Value EA Sensors Freescale Semiconductor Figure 14. DBCNTM Bit Function (a) DBCNTM = 1 (b) DBCNTM = 0 (c) MMA8453Q 33 ...
Page 34
... When the EA bit gets set while ELE = 1, all other status bits get frozen at their current state. By reading the TRANSIENT_SRC register, all bits get cleared. MMA8453Q 34 Bit 4 Bit 3 0 ELE ZTEFE Bit 4 Bit 3 Z_Trans_Pol YTRANSE Bit 2 Bit 1 Bit 0 YTEFE XTEFE HPF_BYP Bit 2 Bit 1 Bit 0 Y_Trans_Pol XTRANSE X_Trans_Pol Sensors Freescale Semiconductor ...
Page 35
... Sensors Freescale Semiconductor Bit 4 Bit 3 THS4 THS3 Bit 4 Bit HighRes LP Normal 0.319 0.319 1.25 0.638 0.638 2.5 0.638 1.28 5 0.638 2 ...
Page 36
... Single, Double and Directional Tap Detection Registers For more details of how to configure the tap detection and sample code please refer to Freescale application note, AN4072. The tap detection registers are referred to as “Pulse”. 0x21: PULSE_CFG Pulse Configuration Register This register configures the event flag for the tap detection for enabling/disabling the detection of a single and double pulse on each of the axes ...
Page 37
... Sensors Freescale Semiconductor Bit 4 Bit 3 Bit 2 THSX4 THSX3 THSX2 Bit 4 Bit 3 Bit 2 THSY4 THSY3 THSY2 Bit 4 Bit 3 Bit 2 THSZ4 THSZ3 THSZ2 Bit 4 Bit 3 ...
Page 38
... Bit 1 Bit 0 LTCY1 LTCY0 Time Step (ms) HighRes LP 2.5 2.5 2 160 5 160 160 5 320 160 5 320 Time Step (ms) HighRes LP 1.25 1.25 1.25 1.25 1.25 2.5 2 1.25 80 Sensors Freescale Semiconductor ...
Page 39
... Sensors Freescale Semiconductor Bit 4 Bit 3 WIND4 WIND3 WIND2 Table 48 and Table 49. The maximum time is the time step at the ODR, HighRes LP Normal 0.638 0.638 2.5 1.276 1.276 5 1 ...
Page 40
... Event Restarts Timer and Delays Return to SLEEP Yes Yes Yes Yes No* No Bit 2 Bit ASLP_COUNT Step 320 ms 320 ms 320 ms 320 ms 320 ms 320 ms 320 ms 640 ms Event will WAKE from SLEEP Yes Yes Yes Yes No* No Freescale Semiconductor Bit 0 D0 Sensors ...
Page 41
... Note: Any thresholds set above 4g will not be reached. F_Read bit selects between Normal and Fast Read mode. When selected, the auto increment counter will skip over the LSB data bytes. Sensors Freescale Semiconductor Bit 4 Bit 3 DR1 DR0 for more information ...
Page 42
... Bit 2 Bit 1 SLPE MODS1 MODS0 Table 58. The Oversampling modes are Normal Low Power (11) μ μ Ratio Current A OS Ratio 1024 6 16 256 6 4 128 165 2 Freescale Semiconductor Bit 0 Sensors ...
Page 43
... Data Ready interrupt disabled; 1: Data Ready interrupt enabled The corresponding functional block interrupt enable bit allows the functional block to route its event detection flags to the system’s interrupt controller. The interrupt controller routes the enabled functional block interrupt to the INT1 or INT2 pin. Sensors Freescale Semiconductor Bit 5 Bit 4 Bit 3 ...
Page 44
... Z-axis offset value. Default value: 0000_0000. MMA8453Q 44 Bit 4 Bit 3 Description Figure 11 uses the corresponding bit field in the CTRL_REG5 register to determine Bit 4 Bit Bit 4 Bit Bit 4 Bit Bit 2 Bit 1 Bit 0 0 INT_CFG_DRDY Bit 2 Bit 1 Bit Bit 2 Bit 1 Bit Bit 2 Bit 1 Bit Sensors Freescale Semiconductor ...
Page 45
... INT_EN_ASLP R/W Control Reg5 2E CTRL_REG5 (Interrupt Configuration) INT_CFG_ASLP R/W 2F OFF_X X 8-bit offset R/W 30 OFF_Y Y 8-bit offset R/W 31 OFF_Z Z 8-bit offset R/W Sensors Freescale Semiconductor Bit 7 Bit 6 Bit 5 Bit 4 ZOW YOW XOW XD9 XD8 XD7 XD6 XD1 XD0 0 0 YD9 YD8 YD7 ...
Page 46
... Range ±8g (15.6 mg) +7.9844g +7.9688g … +0.0156g 0.0000g -0.0156g … -7.9844g -8.0000g Range ±8g (62.5 mg) +7.9375g +7.8750g … +0.0625g 0.0000g -0.0625g … -7.9375g -8.0000g Sensors Freescale Semiconductor ...
Page 47
... Sensors Freescale Semiconductor PACKAGE DIMENSIONS CASE 2077-01 ISSUE O 16-LEAD QFN MMA8453Q 47 ...
Page 48
... MMA8453Q 48 PACKAGE DIMENSIONS CASE 2077-01 ISSUE O 16-LEAD Q Sensors Freescale Semiconductor ...
Page 49
... Sensors Freescale Semiconductor PACKAGE DIMENSIONS CASE 2077-01 ISSUE O 16-LEAD Q MMA8453Q 49 ...
Page 50
... Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “ ...