MT48LC8M16A2P-7E:G Micron Technology Inc, MT48LC8M16A2P-7E:G Datasheet - Page 61
![IC, SDRAM 128MB, SMD, 48LC8, TSOP54](/photos/19/4/190481/ge54tsop05-40_sml.jpg)
MT48LC8M16A2P-7E:G
Manufacturer Part Number
MT48LC8M16A2P-7E:G
Description
IC, SDRAM 128MB, SMD, 48LC8, TSOP54
Manufacturer
Micron Technology Inc
Type
SDRAMr
Series
-r
Datasheet
1.MT48LC8M16A2P-75G_TR.pdf
(74 pages)
Specifications of MT48LC8M16A2P-7E:G
Organization
8Mx16
Density
128Mb
Address Bus
14b
Access Time (max)
5.4ns
Maximum Clock Rate
143MHz
Operating Supply Voltage (typ)
3.3V
Package Type
TSOP-II
Operating Temp Range
0C to 70C
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
Supply Current
165mA
Pin Count
54
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Access Time
RoHS Compliant
Memory Case Style
TSOP
No. Of Pins
54
Operating Temperature Range
0°C To +70°C
Operating Temperature Max
70°C
Operating Temperature Min
0°C
Package / Case
TSOP
Memory Type
SDRAM
Memory Configuration
4 BLK (2M X 16)
Interface Type
LVTTL
Rohs Compliant
Yes
Format - Memory
RAM
Memory Size
128M (8Mx16)
Speed
133MHz
Interface
Parallel
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Lead Free Status / RoHS Status
Compliant
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MT48LC8M16A2P-7E:G
Manufacturer:
ANPEC
Quantity:
34 000
Company:
Part Number:
MT48LC8M16A2P-7E:G
Manufacturer:
MICRON-Pb free
Quantity:
1
Part Number:
MT48LC8M16A2P-7E:G
Manufacturer:
MICRON
Quantity:
20 000
Figure 45:
PDF: 09005aef8091e66d/Source: 09005aef8091e625
128MSDRAM_2.fm - Rev. N 1/09 EN
DQML, DQMU
A0–A9, A11
COMMAND
BA0, BA1
DQM /
CKE
CLK
A10
DQ
t CKS
t CMS
t AS
t AS
t AS
Single READ – With
ACTIVE
T0
ROW
ROW
BANK
t CMH
t CKH
t AH
t AH
t AH
Notes:
t RCD
t RAS
t RC
t CK
T1
1. For this example, BL = 1, and CL = 2.
2. x16: A9 and A11 = “Don’t Care.”
3. READ command not allowed or
NOP
x8: A11 = “Don’t Care.”
t CL
Auto Precharge
T2
NOP 2
t CH
T3
NOP 2
ENABLE AUTO PRECHARGE
t CMS
61
COLUMN m 3
BANK
T4
READ
t
t CMH
CAS Latency
RAS would be violated.
Micron Technology, Inc., reserves the right to change products or specifications without notice.
T5
NOP
t AC
t RP
D
T6
128Mb: x4, x8, x16 SDRAM
OUT
NOP
t OH
m
t HZ
©1999 Micron Technology, Inc. All rights reserved.
ACTIVE
ROW
BANK
T7
ROW
Timing Diagrams
T8
NOP
DON’T CARE
UNDEFINED