ISP1760BEGA STEricsson, ISP1760BEGA Datasheet - Page 79
![no-image](/images/manufacturer_photos/0/6/636/stericsson_sml.jpg)
ISP1760BEGA
Manufacturer Part Number
ISP1760BEGA
Description
Manufacturer
STEricsson
Datasheet
1.ISP1760BEGA.pdf
(105 pages)
Specifications of ISP1760BEGA
Package Type
LQFP
Pin Count
128
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ISP1760BEGA
Manufacturer:
LEVELONE
Quantity:
450
Part Number:
ISP1760BEGA
Manufacturer:
ST
Quantity:
20 000
Table 81.
[1]
[2]
Bit
DW7
DW5
DW3
DW1
Bit
DW6
DW4
DW2
DW0
Reserved.
EndPt[0].
63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12
Status7[2:0]
[2]
A
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Start and complete split for interrupt: bit allocation
H
HubAddress[6:0]
[1]
9.6 Start and complete split for interrupt
B
INT_IN_2[7:0]
INT_IN_6[7:0]
reserved
Status6[2:0]
X
Table 81
SC
[1]
shows the bit allocation of start and complete split for interrupt.
MaxPacketLength[10:0]
DT
Status5[2:0]
Cerr
[1:0]
PortNumber[6:0]
Status4[2:0]
INT_IN_1[7:0]
INT_IN_5[7:0]
reserved
Status3[2:0]
reserved
DataStartAddress[15:0]
SE[1:0]
Status2[2:0]
NrBytesToTransfer[14:0] (4 kB for full-speed and low-speed)
[1]
S
Status1[2:0]
Type
INT_IN_0[7:0]
[1:0]
INT_IN_4[7:0]
EP
11
Token
[1:0]
NrBytesTransferred[11:0] (4 kB for full-speed and
10
Status0[2:0]
9
8
DeviceAddress[6:0]
7
low-speed)
μFrame[7:0] (full-speed and
6
5
INT_IN_7[7:0]
INT_IN_3[7:0]
low-speed)
μSCS[7:0]
μSA[7:0]
4
3
2
EndPt[3:1]
[1]
1
V
0