ISP1760ET STEricsson, ISP1760ET Datasheet - Page 77

no-image

ISP1760ET

Manufacturer Part Number
ISP1760ET
Description
Manufacturer
STEricsson
Datasheet

Specifications of ISP1760ET

Lead Free Status / RoHS Status
Supplier Unconfirmed

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1760ET
Manufacturer:
ST
Quantity:
8
Part Number:
ISP1760ET
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1760ET
Manufacturer:
PHI-PB
Quantity:
5
Part Number:
ISP1760ET
Manufacturer:
ST
0
Part Number:
ISP1760ETGA
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1760ETUM
Manufacturer:
CSR
Quantity:
1 712
Part Number:
ISP1760ETUM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1760ETUM
Manufacturer:
ST-ERICSSON
Quantity:
20 000
NXP Semiconductors
Table 76.
ISP1760_4
Product data sheet
Bit
DW7
63 to 40 reserved
39 to 32 ISO_IN_7[7:0]
DW6
31 to 24 ISO_IN_6[7:0]
23 to 16 ISO_IN_5[7:0]
15 to 8
7 to 0
DW5
63 to 56 ISO_IN_2[7:0]
55 to 48 ISO_IN_1[7:0]
47 to 40 ISO_IN_0[7:0]
39 to 32
DW4
31 to 29 Status7[2:0]
28 to 26 Status6[2:0]
25 to 23 Status5[2:0]
22 to 20 Status4[2:0]
19 to 17 Status3[2:0]
16 to 14 Status2[2:0]
13 to 11 Status1[2:0]
10 to 8
Symbol
ISO_IN_4[7:0]
ISO_IN_3[7:0]
Status0[2:0]
SCS[7:0]
Start and complete split for isochronous: bit description
Access
-
HW — writes
HW — writes
HW — writes
HW — writes
HW — writes
HW — writes
HW — writes
HW — writes
SW — writes
(0
HW — writes
(1
After processing
HW — writes
HW — writes
HW — writes
HW — writes
HW — writes
HW — writes
HW — writes
HW — writes
1)
0)
Value
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Rev. 04 — 4 February 2008
Description
-
Bytes received during SOF7, if SA[7] is set to 1 and frame
number is correct.
Bytes received during SOF6, if SA[6] is set to 1 and frame
number is correct.
Bytes received during SOF5, if SA[5] is set to 1 and frame
number is correct.
Bytes received during SOF4, if SA[4] is set to 1 and frame
number is correct.
Bytes received during SOF3, if SA[3] is set to 1 and frame
number is correct.
Bytes received during SOF2 (bits 7 to 0), if SA[2] is set to 1 and
frame number is correct.
Bytes received during SOF1, if SA[1] is set to 1 and frame
number is correct.
Bytes received during SOF0 if SA[0] is set to 1 and frame
number is correct.
All bits can be set to one for every transfer. It specifies which SOF
the complete split needs to be sent. Valid only for IN. Start split and
complete split active bits, SA = 0000 0001, SCS = 0000 0100,
will cause SS to execute in Frame0 and CS in Frame2.
Isochronous IN or OUT status of SOF7
Isochronous IN or OUT status of SOF6
Isochronous IN or OUT status of SOF5
Isochronous IN or OUT status of SOF4
Isochronous IN or OUT status of SOF3
Isochronous IN or OUT status of SOF2
Isochronous IN or OUT status of SOF1
Isochronous IN or OUT status of SOF0
Bit 0 — Transaction error (IN and OUT)
Bit 1 — Babble (IN token only)
Bit 2 — Underrun (OUT token only)
Embedded Hi-Speed USB host controller
© NXP B.V. 2008. All rights reserved.
ISP1760
76 of 110

Related parts for ISP1760ET