CY8C5386LTI-005 Cypress Semiconductor Corp, CY8C5386LTI-005 Datasheet - Page 60

no-image

CY8C5386LTI-005

Manufacturer Part Number
CY8C5386LTI-005
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of CY8C5386LTI-005

Lead Free Status / RoHS Status
Compliant
Table 11-3. AC Specifications
Document Number: 001-55035 Rev. *F
Notes
F
F
Svdd
Tio_init
Tstartup
Tsleep
Thibernate Wakeup form hibernate mode -
Parameter
8. The current consumption of additional peripherals that are implemented only in programmed logic blocks can be found in their respective data sheets, available in
9. Based on device characterization (Not production tested).
CPU
busclk
PSoC Creator, the integrated design environment. To compute total current, find CPU current at frequency of interest and add peripheral currents for your particular
system from the device data sheet and component data sheets.
CPU frequency
Bus frequency
Vdd ramp rate
Time from Vddd/Vdda/Vccd/Vcca ≥
IPOR to I/O ports set to their reset
states
Time from Vddd/Vdda/Vccd/Vcca ≥
PRES to CPU executing code at
reset vector
Wakeup from limited active mode -
Application of non-LVD interrupt to
beginning of execution of next CPU
instruction
Wakeup from sleep mode - Occur-
rence of LVD interrupt to beginning
of execution of next CPU instruction
Application of external interrupt to
beginning of execution of next CPU
instruction
Description
[9]
PRELIMINARY
1.71 V ≤ Vddd ≤ 5.5 V
1.71 V ≤ Vddd ≤ 5.5 V
Vcca/Vdda = regulated from
Vdda/Vddd, no PLL used, fast IMO
boot mode (48 MHz typ.)
Vcca/Vccd = regulated from
Vdda/Vddd, no PLL used, slow IMO
boot mode (12 MHz typ.)
Conditions
PSoC
®
5: CY8C53 Family Data Sheet
Min
DC
DC
-
-
-
-
-
-
-
Typ
-
-
-
-
-
-
-
-
-
Max
100
80
80
10
33
66
12
15
1
Page 60 of 97
Units
MHz
MHz
V/ns
µs
µs
µs
µs
µs
µs
[+] Feedback

Related parts for CY8C5386LTI-005