MC9S08AW32CFGE Freescale, MC9S08AW32CFGE Datasheet - Page 81

MC9S08AW32CFGE

Manufacturer Part Number
MC9S08AW32CFGE
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9S08AW32CFGE

Cpu Family
HCS08
Device Core Size
8b
Frequency (max)
40MHz
Interface Type
I2C/SCI/SPI
Total Internal Ram Size
2KB
# I/os (max)
34
Number Of Timers - General Purpose
8
Operating Supply Voltage (typ)
3.3/5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
2.7V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
44
Package Type
LQFP
Program Memory Type
Flash
Program Memory Size
32KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08AW32CFGE
Manufacturer:
FREESCALE
Quantity:
5 456
Part Number:
MC9S08AW32CFGE
Manufacturer:
FREESCALE
Quantity:
30 000
Part Number:
MC9S08AW32CFGE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08AW32CFGE
Manufacturer:
FREESCALE
Quantity:
30 000
Part Number:
MC9S08AW32CFGE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC9S08AW32CFGE
0
Part Number:
MC9S08AW32CFGER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Chapter 6
Parallel Input/Output
6.1
This chapter explains software controls related to parallel input/output (I/O). The MC9S08AW60 has
seven I/O ports which include a total of 54 general-purpose I/O pins. See
Connections” for more information about the logic and hardware aspects of these pins.
Many of these pins are shared with on-chip peripherals such as timer systems, communication systems, or
keyboard interrupts. When these other modules are not controlling the port pins, they revert to
general-purpose I/O control.
Pins that are not used in the application must be terminated. This prevents excess current caused by floating
inputs and enhances immunity during noise or transient events. Termination methods include:
Never connect unused pins to V
6.2
Parallel I/O and Pin Control features, depending on package choice, include:
Freescale Semiconductor
1
x = Don’t care
(Pull Enable)
PTxPEn
Configuring unused pins as outputs driving high or low
Configuring unused pins as inputs and using internal or external pullups
A total of 54 general-purpose I/O pins in seven ports
Hysteresis input buffers
Software-controlled pullups on each input pin
0
1
x
1
1
0
Introduction
Features
(Data Direction)
PTxDDn
0
0
1
x
x
x
DD
Table 6-1. KBI and Parallel I/O Interaction
(KBI Pin Enable)
or V
KBIPEn
MC9S08AW60 Data Sheet, Rev 2
SS
0
0
0
1
1
1
.
(KBI Edge Select)
KBEDGn
x
x
x
0
1
x
1
disabled
disabled
disabled
disabled
Chapter 2, “Pins and
enabled
enabled
Pullup
Pulldown
disabled
disabled
disabled
disabled
disabled
enabled
81

Related parts for MC9S08AW32CFGE