IDT7210L25J IDT, Integrated Device Technology Inc, IDT7210L25J Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT7210L25J
Manufacturer Part Number
IDT7210L25J
Description
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet
1.IDT7210L25J.pdf
(10 pages)
Specifications of IDT7210L25J
Package Type
LCC
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT7210L25J
Manufacturer:
IDT
Quantity:
3 000
Part Number:
IDT7210L25J
Manufacturer:
IDT
Quantity:
20 000
IDT7210L
16 x 16 PARALLEL CMOS MULTIPLIER-ACCUMULATOR
DESCRIPTION (Continued)
either a multiply or a multiply-accumulate function. In the
multiply-accumulate mode, output data can be added to or
subtracted from previous results. When the Subtraction (SUB)
input is active simultaneously with an active ACC, a subtraction
can be performed. The double precision accumulated result is
rounded down to either a single precision or single precision
plus 3-bit extended result. In the multiply mode, the Extended
PIN CONFIGURATIONS
The Accumulate input (ACC) enables the device to perform
GND
P
P
P
P
P
P
P
P
P
P
P
P
P
P
P
P
P
P
P
P
P
P
P
P
X
X
X
X
X
X
X
10
11
12
13
14
15
16
17
18
19
20
21
22
23
0
1
2
3
4
5
6
7
8
9
6
5
4
3
2
1
0
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
TOP VIEW
DIP
C64-2
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
2577 drw 02
X
X
X
X
X
X
X
X
X
TSL
RND
SUB
ACC
CLKX
CLKY
V
TC
TSX
PREL
TSM
CLKP
P
P
P
P
P
P
P
P
P
P
P
7
8
9
10
11
12
13
14
15
CC
34
33
32
31
30
29
28
27
26
25
24
11.2
Product output (XTP) is sign extended in the two’s complement
mode or set to zero in the unsigned mode. The Round (RND)
control rounds up the Most Significant Product (MSP) and the
3-bit Extended Product (XTP) outputs. When Preload input
(PREL) is active, all the output buffers are forced into a high-
impedance state (see Preload truth table) and external data
can be loaded into the output register by using the TSX, TSL
and TSM signals as input controls.
P
P
1
0
, Y
, Y
P
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
0
10
11
12
13
14
,
X
X
X
X
X
1
0
0
1
2
3
4
5
6
7
8
9
X
X
X
X
X
X
X
X
X
X
Y
10
11
12
13
14
61
62
63
64
65
66
67
68
0
1
2
3
4
5
6
7
8
9
0
1
4
5
6
7
8
9
2
3
10
11
12
13
14
15
16
1
2
3
4
5
6
7
8
9
MILITARY AND COMMERCIAL TEMPERATURE RANGES
60 59 58 5756 55 54 53 5251 50 4948 47 46 45 44
10 11 1213 14 1516 17 18 19 20 21
64636261 605958575655 545352 515049
17181920 212223242526 272829 303132
FLATPACK
J68-1, L68-1
TOP VIEW
TOP VIEW
PLCC
F64-1
J68-1
22 23
24 25 26
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
2577 drw 04
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
P
P
P
P
P
P
P
P
P
P
P
P
P
P
P
P
2577 drw 03
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
P
P
P
P
P
P
P
P
P
P
P
P
P
P
P
P
P
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
2