ICS9DB104BGT IDT, Integrated Device Technology Inc, ICS9DB104BGT Datasheet - Page 9

• Manufacturer Part Number: ICS9DB104BGT
• Description: IC BUFFER 4OUTPUT DIFF 28-TSSOP
• Manufacturer: IDT, Integrated Device Technology Inc
• Type: Clock Bufferr

Specifications of ICS9DB104BGT

• Input: Clock
• Output: Clock
• Frequency - Max: 220MHz
• Voltage - Supply: 3.135 V ~ 3.465 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 28-TSSOP
• Frequency-max: 220MHz
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: 9DB104BGT

PD#
The PD# pin cleanly shuts off all clocks and places the device into a power saving mode. PD# must be asserted before
shutting off the input clock or power to insure an orderly shutdown. PD is asynchronous active-low input for both powering
down the device and powering up the device. When PD# is asserted, all clocks will be driven high, or tri-stated (depending
on the PD# drive mode and Output control bits) before the PLL is shut down.
PD# Assertion
When PD# is sampled low by two consecutive rising edges of DIF#, all DIF outputs must be held High, or tri-stated (depending
on the PD# drive mode and Output control bits) on the next High-Low transition of the DIF# outputs. When the PD# drive mode
bit is set to ‘0’, all clock outputs will be held with DIF driven High with 2 x I
set to ‘1’, both DIF and DIF# are tri-stated.
PD# De-assertion
Power-up latency is less than 1 ms. This is the time from de-assertion of the PD# pin, or VDD reaching 3.3V, or the time from
valid SRC_IN clocks until the time that stable clocks are output from the device (PLL Locked). If the PD# drive mode bit is set
to ‘1’, all the DIF outputs must driven to a voltage of >200 mV within 300 ms of PD# de-assertion.
0767E—12/14/07
Integrated
Circuit
Systems, Inc.
PWRDWN#
PWRDWN#
DIF#
DIF#
DIF
DIF
Tstable
<1mS
<300uS, >200mV
Tdrive_PwrDwn#
(Not recommended for new designs)
9
REF
and DIF# tri-stated. If the PD# drive mode bit is
ICS9DB104