ICS8305AGILF IDT, Integrated Device Technology Inc, ICS8305AGILF Datasheet
ICS8305AGILF
Specifications of ICS8305AGILF
8305AGILF
ICS8305AGILF
Available stocks
Related parts for ICS8305AGILF
ICS8305AGILF Summary of contents
Page 1
G D ENERAL ESCRIPTION The ICS8305I is a low skew, 1-to-4, Differential/LVCMOS-to- LVCMOS/LVTTL Fanout Buffer. The ICS8305I has selectable clock inputs that accept either differential or single ended input levels. The clock enable is internally synchronized to eliminate runt pulses ...
Page 2
ABLE IN ESCRIPTIONS ...
Page 3
T 3A ABLE ONTROL NPUT UNCTION ...
Page 4
BSOLUTE AXIMUM ATINGS Supply Voltage Inputs Outputs Package Thermal Impedance, JA Storage Temperature, T STG T 4A ABLE OWER UPPLY HARACTERISTICS ...
Page 5
T 4C ABLE IFFERENTIAL HARACTERISTICS ...
Page 6
T 5B 3.3V ± 5%, V ABLE HARACTERISTICS ...
Page 7
The spectral purity in a band at a specific offset from the funda- mental compared to the power of the fundamental is called the dBc Phase Noise. This value is normally expressed using a Phase noise plot and is most ...
Page 8
P ARAMETER 1.65V± DDO LVCMOS GND -1.65V±5% 3.3V C /3. ORE UTPUT OAD 2.4V±0.09V 0.9V±0.075V DDO LVCMOS GND -0.9V±0.075V 3.3V C /1. ORE UTPUT OAD ...
Page 9
LVCMOS_CLK nCLK CLK V DDO 2 Q0:Q3 ➤ ➤ ROPAGATION ELAY V DDO 2 Q0: PERIOD 100% odc = t PERIOD ...
Page 10
IRING THE IFFERENTIAL NPUT TO Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF = V generated by the bias resistors R1, R2 and C1. This bias ...
Page 11
IFFERENTIAL LOCK NPUT NTERFACE The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both V SWING the V and V input requirements. Figures show PP CMR interface examples for ...
Page 12
S E CHEMATIC XAMPLE This application note provides general design guide using ICS8305I LVCMOS buffer. Figure 4 shows a schematic example of the ICS8305I LVCMOS clock buffer. In this example, the input VDD VDD Zo = ...
Page 13
ACKAGE UTLINE UFFIX FOR 8305AGI KEW TO LVCMOS- -LVCMOS/LVTTL F TO TSSOP EAD ABLE ACKAGE IMENSIONS ...
Page 14
ABLE RDERING NFORMATION ...
Page 15
& ...
Page 16
We’ve Got Your Timing Solution. 6024 Silver Creek Valley Road San Jose, CA 95138 © 2010 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, the IDT logo, ICS and HiPerClockS are trademarks of ...