ICS558G-01T IDT, Integrated Device Technology Inc, ICS558G-01T Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
ICS558G-01T
Manufacturer Part Number
ICS558G-01T
Description
IC CLK DVR PECL/CMOS 16-TSSOP
Manufacturer
IDT, Integrated Device Technology Inc
Series
ClockBlocks™r
Type
Fanout Buffer (Distribution), Divider, Multiplexerr
Datasheet
1.ICS558G-01LFT.pdf
(6 pages)
Specifications of ICS558G-01T
Number Of Circuits
1
Ratio - Input:output
1:4
Differential - Input:output
Yes/No
Input
CMOS, PECL
Output
3-State, CMOS
Frequency - Max
250MHz
Voltage - Supply
2.375 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
16-TSSOP
Frequency-max
250MHz
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
558G-01T
External Components
Absolute Maximum Ratings
DC Electrical Characteristics
IDT™ / ICS™ PECL/CMOS TO CMOS CLOCK DRIVER
ICS558-01
PECL/CMOS TO CMOS CLOCK DRIVER
The ICS558-01 requires two 0.01
of the chip. These must be close to the chip to minimize lead inductance. Series termination resistors of 33Ω can be
used on the outputs (these also must be close to the chip).
Stresses above the ratings listed below can cause permanent damage to the ICS558-01. These ratings, which are
standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these
or any other conditions above those indicated in the operational sections of the specifications is not implied.
Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical
parameters are guaranteed only over the recommended operating temperature range.
VDDP = VDDC = 3.3V (unless stated otherwise), Ambient temperature 0 to +70 ° C
Supply Voltage; VDDP, VDDC (referenced to ground)
Inputs and Clock Outputs (referenced to ground)
Ambient Operating Temperature
Storage Temperature
Soldering Temperature (maximum of 10 seconds)
Operating Voltage, VDDP
Operating Voltage, VDDC
Input High Voltage, CMOSIN
Input Low Voltage, CMOSIN
Input High Voltage
Input Low Voltage
Common Mode Range, PECLIN
Common Mode Range, PECLIN
Peak-to-Peak Input Voltage, PECLIN
Output High Voltage
Output Low Voltage
Output High Voltage
Output Low Voltage
Parameter
Item
µ
F capacitors between VDDP and GND, and VDDC and GND—one on each side
Symbol
V
V
V
V
V
V
V
V
OH
OH
OL
OL
IH
IH
IL
IL
3
VDDP=3.3 V
VDDP
VDDP
non-clock pins
non-clock pins
VDDP=5 V
VDDC = 5 V,
I
VDDC = 5 V,
I
VDDC = 3.3 V,
I
VDDC = 3.3 V,
I
OH
OL
OH
OL
Conditions
= 24 mA
= 18 mA
= -24 mA
= -18 mA
≥
≥
7.0 V
-0.5 V to VDD+0.5 V
0 to +70 ° C
-65 to +150 ° C
260 ° C
VDDC
VDDC
VDDP-3.7
VDDP-2.0
(VDDP/2)+
VDDP-0.5
VDDC-0.4
VDDC-0.4
2.375
Min.
3.0
0.3
1
Rating
Typ.
ICS558-01
PECL CLOCK DRIVER
(VDDP/2)-
VDDP-0.6
VDDP-0.6
VDDP
VDDP
Max.
5.5
0.5
1.0
0.4
0.4
1
REV F 051310
Units
V
V
V
V
V
V
V
V
V
V
V
V
V