ICS83052AGI-01LFT IDT, Integrated Device Technology Inc, ICS83052AGI-01LFT Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
ICS83052AGI-01LFT
Manufacturer Part Number
ICS83052AGI-01LFT
Description
IC CLK MUX 2:1 250MHZ 16-TSSOP
Manufacturer
IDT, Integrated Device Technology Inc
Series
HiPerClockS™r
Type
Multiplexerr
Datasheet
1.ICS83052AGI-01LFT.pdf
(15 pages)
Specifications of ICS83052AGI-01LFT
Number Of Circuits
2
Ratio - Input:output
2:1
Differential - Input:output
No/No
Input
LVCMOS, LVTTL
Output
LVCMOS, LVTTL
Frequency - Max
250MHz
Voltage - Supply
2.375 V ~ 3.465 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
16-TSSOP
Frequency-max
250MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
83052AGI-01LFT
Table 5E. AC Characteristics, V
NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the
device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after
thermal equilibrium has been reached under these conditions
NOTE 1: Measured from the V
NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.
NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V
NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage and with equal load conditions.
Using the same input on each device, the output is measured at V
NOTE 5: Driving only one input clock.
IDT™ / ICS™ SINGLE-ENDED MULTIPLEXER
Symbol
f
tp
tp
tsk(i)
tsk(o)
tsk(pp)
tjit
t
odc
MUX
MAX
R
ICS83052I-01
2-BIT, 2:1, SINGLE-ENDED MULTIPLEXER
LH
HL
/ t
F
ISOL
Parameter
Output Frequency
Propagation Delay, Low to High;
NOTE 1
Propagation Delay, High to Low;
NOTE 1
Input Skew; NOTE 2
Output Skew; NOTE 2, 3
Part-to-Part Skew; NOTE 2, 4
Buffer Additive Phase Jitter, RMS;
refer to Additive Phase Jitter
section, NOTE 5
Output Rise/Fall Time
Output Duty Cycle
MUX Isolation
DD
/2 of the input to V
DD
= 2.5V ± 5%, V
Integration Range: 12kHz - 20MHz
Unselected CLK input @100MHz
DDO
/2 of the output.
DDO
Test Conditions
= 1.8V ± 0.2V, T
20% to 80%
DDO
7
/2.
A
=-40°C to 85°C
Minimum
150
2.0
2.0
40
ICS83052AGI-01 REV. A MARCH 9, 2009
Typical
0.17
3.1
3.1
30
30
45
Maximum
1000
DDO
250
135
500
4.2
4.2
60
95
/2.
Units
MHz
dB
ns
ns
ps
ps
ps
ps
ps
%