ICS8531AY-01LF IDT, Integrated Device Technology Inc, ICS8531AY-01LF Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
ICS8531AY-01LF
Manufacturer Part Number
ICS8531AY-01LF
Description
IC FANOUT BUFFER 1-9 32-LQFP
Manufacturer
IDT, Integrated Device Technology Inc
Type
Fanout Buffer (Distribution), Multiplexerr
Series
HiPerClockS™r
Datasheet
1.ICS8531AY-01LFT.pdf
(18 pages)
Specifications of ICS8531AY-01LF
Number Of Circuits
1
Ratio - Input:output
2:9
Differential - Input:output
Yes/Yes
Input
CML, HCSL, LVDS, LVHSTL, LVPECL, SSTL
Output
LVPECL
Frequency - Max
500MHz
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
32-LQFP
Frequency-max
500MHz
Number Of Clock Inputs
2
Mode Of Operation
Differential
Output Frequency
500MHz
Output Logic Level
LVPECL
Operating Supply Voltage (min)
3.135V
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (max)
3.465V
Package Type
TQFP
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
32
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
8531AY-01LF
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ICS8531AY-01LF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ICS8531AY-01LF
Manufacturer:
ICS
Quantity:
20 000
Company:
Part Number:
ICS8531AY-01LFT
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Figure 2 shows how the differential input can be wired to accept
single ended levels. The reference voltage V_REF ~ V
generated by the bias resistors R1, R2 and C1. This bias circuit
should be located as close as possible to the input pin. The ratio
R
I
CLK/nCLK I
For applications not requiring the use of the differential input,
both CLK and nCLK can be left floating. Though not required, but
for additional protection, a 1kΩ resistor can be tied from CLK to
ground.
PCLK/nPCLK I
For applications not requiring the use of a differential input, both
the PCLK and nPCLK pins can be left floating. Though not
required, but for additional protection, a 1kΩ resistor can be tied
from PCLK to ground.
LVCMOS C
All control pins have internal pull-ups or pull-downs; additional
resistance is not required but can be added for additional
protection. A 1kΩ resistor can be used.
IDT
W
NPUTS
ECOMMENDATIONS FOR
ICS8531-01
LOW SKEW, 1-TO-9, DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER
IRING THE
™
/ ICS
:
™
1-TO-9, 3.3V LVPECL FANOUT BUFFER
ONTROL
NPUT
D
NPUT
IFFERENTIAL
:
P
:
INS
:
U
NUSED
I
NPUT TO
F
IGURE
I
NPUT AND
A
A
2. S
PPLICATION
CCEPT
CLK_IN
INGLE
0.1uF
O
S
C1
UTPUT
INGLE
E
NDED
CC
/2 is
E
P
S
NDED
INS
IGNAL
I
NFORMATION
R1
1K
V_REF
R2
1K
8
L
of R1 and R2 might need to be adjusted to position the V_REF in
the center of the input voltage swing. For example, if the input
clock swing is only 2.5V and V
and R2/R1 = 0.609.
D
O
LVPECL O
All unused LVPECL outputs can be left floating. We recommend
that there is no trace attached. Both sides of the differential output
pair should either be left floating or terminated.
EVELS
RIVING
V
UTPUTS
CC
+
-
D
IFFERENTIAL
:
UTPUTS
:
I
NPUT
ICS8531AY-01 REV. F APRIL 11, 2007
CC
= 3.3V, V_REF should be 1.25V