ICS525-01RLF IDT, Integrated Device Technology Inc, ICS525-01RLF Datasheet - Page 7
![IC CLK USER CONFIGURABLE 28-SSOP](/photos/6/53/65336/ics525-01rlf_sml.jpg)
ICS525-01RLF
Manufacturer Part Number
ICS525-01RLF
Description
IC CLK USER CONFIGURABLE 28-SSOP
Manufacturer
IDT, Integrated Device Technology Inc
Series
OSCaR™r
Type
Clock Generator, Fanout Distributionr
Datasheet
1.ICS525R-02LF.pdf
(9 pages)
Specifications of ICS525-01RLF
Pll
Yes with Bypass
Input
Clock, Crystal
Output
CMOS
Number Of Circuits
1
Ratio - Input:output
1:2
Differential - Input:output
No/No
Frequency - Max
160MHz
Divider/multiplier
Yes/No
Voltage - Supply
3 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
28-SSOP
Frequency-max
160MHz
Number Of Elements
1
Supply Current
8mA
Pll Input Freq (min)
2MHz
Pll Input Freq (max)
50MHz
Operating Supply Voltage (typ)
3.3/5V
Operating Temp Range
0C to 70C
Package Type
QSOP
Output Frequency Range
3 to 160MHz
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
5.5V
Operating Temperature Classification
Commercial
Pin Count
28
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
525-01RLF
800-1047
800-1047-5
800-1047
800-1047
800-1047-5
800-1047
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ICS525-01RLF
Manufacturer:
LTC
Quantity:
221
Company:
Part Number:
ICS525-01RLF
Manufacturer:
ICS
Quantity:
18
Part Number:
ICS525-01RLF
Manufacturer:
IDT
Quantity:
20 000
Part Number:
ICS525-01RLFT
Manufacturer:
TNTEGRATED
Quantity:
20 000
MDS 525-01/02 T
NOTE 1: Phase relationship between input and output can change at power-up. For a fixed phase
relationship, see the ICS527.
NOTE 2: For 16 MHz, 100 MHz output. Use the -02 for lowest jitter.
Output Clock Duty Cycle, OD =
1 (-02 only)
Power-down Time, PD low to
clocks stopped
Power-up Time, PD high to
clocks stable
Absolute Clock Period Jitter,
ICS525-01, Note 2
One Sigma Clock Period Jitter,
ICS525-01, Note 2
Absolute Clock Period Jitter,
ICS525-02, Note 2
One Sigma Clock Period Jitter,
ICS525-02, Note 2
Parameter
Integrated Device Technology, Inc.
Symbol
t
t
t
t
ja
js
ja
js
7
at VDD/2
Deviation from mean
One Sigma
Deviation from mean
One Sigma
Conditions
●
www.idt.com
OSCaR
Min.
35
TM
Typ.
±140
User Configurable Clock
±85
45
30
Max.
65
50
10
Revision 081810
ICS525-01/02
Units
ms
ns
ps
ps
ps
ps