ICS1493K-17LF IDT, Integrated Device Technology Inc, ICS1493K-17LF Datasheet - Page 3

• Manufacturer Part Number: ICS1493K-17LF
• Description: IC CLOCK SYNTHESIZER 20-VFQFPN
• Manufacturer: IDT, Integrated Device Technology Inc
• Type: Clock/Frequency Synthesizer, Fanout Distribution, Spread Spectrum Clock Generatorr

Specifications of ICS1493K-17LF

• Pll: Yes with Bypass
• Input: Clock, Crystal
• Output: Clock
• Number Of Circuits: 1
• Ratio - Input:output: 1:5
• Differential - Input:output: No/No
• Frequency - Max: 48MHz
• Divider/multiplier: No/No
• Voltage - Supply: 1.7 V ~ 2 V
• Operating Temperature: -10°C ~ 80°C
• Mounting Type: Surface Mount
• Package / Case: 20-QFN
• Frequency-max: 48MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 1493K-17LF

IDT™ / ICS™ CLOCK SYNTHESIZER FOR PORTABLE SYSTEMS
ICS1493-17
CLOCK SYNTHESIZER FOR PORTABLE SYSTEMS
.
External Components
Decoupling Capacitor
As with any high-performance mixed-signal IC, the
ICS1493-17 must be isolated from system power
supply noise to perform optimally.
A decoupling capacitor of 0.01µF must be connected
between each VDD and the PCB ground plane.
Series Termination Resistor
Clock output traces over one inch should use series
termination. To series terminate a 50Ω trace (a
commonly used trace impedance), place a 33Ω resistor
in series with the clock line, as close to the clock output
pin as possible. The nominal impedance of the clock
output is 20Ω.
I
The SCK and SDATA pins can be connected to any
voltage between 1.71 V and 2.625 V.
Crystal Load Capacitors
No external crystal load capacitors are required. To
save discrete component cost, the ICS1493-17
integrates on-chip capacitance to support a crystal with
CL=10 pF. It is important to keep stray capacitance to a
minimum by using very short PCB traces (and no vias)
between the crystal and device.
2
C External Resistor Connection
Number
Pin
18
19
20
Name
VDD
Pin
X2
X1
Output
Power
Type
Input
Pin
Connect to +1.8 V.
Connect to 27 MHz crystal or float for clock input.
Crystal connection. Connect to 27 MHz crystal or clock input.
3
PCB Layout Recommendations
For optimum device performance and lowest output
phase noise, the following guidelines should be
observed.
1) The 0.01µF decoupling capacitors should be
mounted on the component side of the board as close
to the VDD pin as possible. No vias should be used
between the decoupling capacitors and VDD pins. The
PCB trace to VDD pins should be kept as short as
possible, as should the PCB trace to the ground via.
2) The external crystal should be mounted just next to
the device with short traces. The X1 and X2 traces
should not be routed next to each other with minimum
spaces, instead they should be separated and away
from other traces.
3) To minimize EMI, the 33Ω series termination resistor
should be placed close to the clock output.
4) An optimum layout is one with all components on the
same side of the board, minimizing vias through other
signal layers. Other signal traces should be routed away
from the ICS1493-17. This includes signal traces just
underneath the device, or on layers adjacent to the
ground plane layer used by the device.
Pin Description
ICS1493-17
SYNTHESIZERS
REV A 101005