IDT5V9351PFG8 IDT, Integrated Device Technology Inc, IDT5V9351PFG8 Datasheet

no-image

IDT5V9351PFG8

Manufacturer Part Number
IDT5V9351PFG8
Description
IC CLOCK DRIVER PLL LV 32-TQFP
Manufacturer
IDT, Integrated Device Technology Inc
Type
PLL Clock Driverr
Datasheet

Specifications of IDT5V9351PFG8

Pll
Yes with Bypass
Input
PECL
Output
Clock
Number Of Circuits
1
Ratio - Input:output
2:9
Differential - Input:output
Yes/No
Frequency - Max
200MHz
Divider/multiplier
Yes/Yes
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
32-TQFP, 32-VQFP
Frequency-max
200MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
5V9351PFG8
© 2003 Integrated Device Technology, Inc.
FEATURES:
• Fully integrated PLL
• Output frequency up to 200MHz
• 2.5V and 3.3V Compatible
• Compatible with PowerPC™, Intel, and high performance RISC
• Output frequency configurable
• Cycle-to-cycle jitter max. 22ps RMS
• Compatible with MPC9351
• Available in TQFP package
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGE
FUNCTIONAL BLOCK DIAGRAM
IDT5V9351
LOW VOLTAGE PLL CLOCK DRIVER
microprocessors
PECL_CLK
PECL_CLK
REF_
PLL_En
f
f
f
f
FBIN
SELA
SELB
SELC
SELD
OE
t
CLK
SEL
(pullup)
(pulldown)
(pulldown)
(pulldown)
(pullup)
(pulldown)
(pulldown)
(pulldown)
(pulldown)
(pulldown)
0
1
LOW VOLTAGE PLL
CLOCK DRIVER
FB
REF
200 - 400MHz
PLL
0
1
1
DESCRIPTION:
loop (PLL) clock driver. It has four banks of configurable outputs. The
IDT5V9351 uses a differential PECL reference input and an external feedback
input. These features allow the IDT5V9351 to be used as a zero delay, low
skew fan-out buffer. REF_SEL allows selection between PECL input or TCLK,
a CMOS clock driver input.
so, the IDT5V9351 will be in clock buffer mode. Any clock applied to TCLK will
be divided down to four output banks.
be clocked in both phase and frequency to FBIN. PECL clock is activated by
setting REF_SEL to low.
The IDT5V9351 is a high performance, zero delay, low skew, phase-lock
If PLL_EN is set to low and REF_SEL to high, it will bypass the PLL. By doing
When PLL_EN is set high, PLL is enabled. Any clock applied to TCLK will
÷2
÷4
÷8
0
1
0
1
0
1
0
1
INDUSTRIAL TEMPERATURE RANGE
D
D
D
D
Q
Q
Q
Q
MARCH 2003
IDT5V9351
DSC-5972/18
Q
Q
Q
Q
Q
Q
Q
Q
Q
A
B
D
C
D
D
D
D
C
0
1
1
0
2
3
4

Related parts for IDT5V9351PFG8

IDT5V9351PFG8 Summary of contents

Page 1

IDT5V9351 LOW VOLTAGE PLL CLOCK DRIVER FEATURES: • Fully integrated PLL • Output frequency up to 200MHz • 2.5V and 3.3V Compatible • Compatible with PowerPC™, Intel, and high performance RISC microprocessors • Output frequency configurable • Cycle-to-cycle jitter max. ...

Page 2

IDT5V9351 LOW VOLTAGE PLL CLOCK DRIVER PIN CONFIGURATION VCCA FBIN SELA f 4 SELB f 5 SELC 6 f SELD 7 GND 8 PECL_CLK TQFP TOP ...

Page 3

IDT5V9351 LOW VOLTAGE PLL CLOCK DRIVER PIN DESCRIPTION Terminal Name No. Type Description PECL-CLK Differential clock reference, LOW voltage positive ECL input PECL-CLK TCLK 30 I Single-ended reference clock signal or test clock FBIN 2 I Feedback ...

Page 4

IDT5V9351 LOW VOLTAGE PLL CLOCK DRIVER FUNCTION TABLE (1) INPUTS f f SELA SELB ...

Page 5

IDT5V9351 LOW VOLTAGE PLL CLOCK DRIVER PLL INPUT REFERENCE CHARACTERISTICS V = 3.3V ± 5 -40°C to +85° Symbol Parameter TCLK Input Rise/Fall Levels, 0. Reference Input Frequency ...

Page 6

IDT5V9351 LOW VOLTAGE PLL CLOCK DRIVER DC ELECTRICAL CHARACTERISTICS T = -40°C to +85° 2.5V ± Symbol Parameter V Input HIGH Voltage IH V Input LOW Voltage IL V Peak-to-Peak Input Voltage PP V Common ...

Page 7

IDT5V9351 LOW VOLTAGE PLL CLOCK DRIVER AC ELECTRICAL CHARACTERISTICS T = -40°C to +85° 2.5V ± Symbol Parameter Output Rise/Fall Time Peak-to-Peak Input Voltage PP V Common Mode Range ...

Page 8

IDT5V9351 LOW VOLTAGE PLL CLOCK DRIVER TEST CIRCUITS AND WAVEFORMS Pulse Generator Z = 50Ω Pulse Generator Z = 50Ω 0.8V Input 1ns 1ns Input Characteristics for 3.3V 1. 0.7V Input 1ns 1ns ...

Page 9

IDT5V9351 LOW VOLTAGE PLL CLOCK DRIVER CCLK FBIN I/O Jitter 100 Output Duty Cycle Tn+1 Tn Cycle-to-Cycle Jitter T 0 Period Jitter 9 INDUSTRIAL TEMPERATURE RANGE T = ...

Page 10

IDT5V9351 LOW VOLTAGE PLL CLOCK DRIVER ORDERING INFORMATION IDT XXXXX XX Device Type Package CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 X Process -40°C to +85°C (Industriall) I Thin Quad Flat Pack PF TQFP - Green ...

Related keywords