MPC9893AE IDT, Integrated Device Technology Inc, MPC9893AE Datasheet
MPC9893AE
Specifications of MPC9893AE
Available stocks
Related parts for MPC9893AE
MPC9893AE Summary of contents
Page 1
LVCMOS PLL CLOCK GENERATOR The MPC9893 is a 2.5 V and 3.3 V compatible, PLL based intelligent dynamic clock switch and generator specifically designed for redundant clock distribution systems. The device receives two LVCMOS clock signals and generates ...
Page 2
MPC9893 3.3V 1:12 LVCMOS PLL CLOCK GENERATOR CLK0 (Pulldown) CLK1 (Pulldown) FB (Pulldown) REF_SEL (Pulldown) MAN/A (Pullup) ALARM_RST (Pullup) PLL_EN (Pulldown) FSEL[0:3] (Pulldown) (Pulldown) OE/MR GND QA0 QA1 V GND QA2 QA3 V GND QA4 QA5 V IDT™ / ICS™ ...
Page 3
MPC9893 3.3V 1:12 LVCMOS PLL CLOCK GENERATOR Table 1. Pin Configurations Number Name CLK0, CLK1 Input FB Input REF_SEL Input MAN/A Input ALARM_RST Input PLL_EN Input FSEL[0:3] Input OE/MR Input QA[0:5] Output QB[0:5] Output QFB Output ALARM0 Output ALARM1 Output ...
Page 4
MPC9893 3.3V 1:12 LVCMOS PLL CLOCK GENERATOR Table 3. Clock Frequency Configuration Name FSEL0 FSEL1 FSEL2 M82 M42 M32 ...
Page 5
MPC9893 3.3V 1:12 LVCMOS PLL CLOCK GENERATOR Table 6. DC Characteristics (V CC Symbol Characteristics V Input High Voltage IH V Input Low Voltage IL V Output High Voltage OH V Output Low Voltage OL Z Output Impedance OUT I ...
Page 6
MPC9893 3.3V 1:12 LVCMOS PLL CLOCK GENERATOR Table 8. AC Characteristics (V CC Symbol Characteristics f Input Frequency ref FSEL=000x f Maximum Output Frequency MAX f Reference Input Duty Cycle refDC CLK0, 1 Input Rise/Fall Time r ...
Page 7
MPC9893 3.3V 1:12 LVCMOS PLL CLOCK GENERATOR Definitions IDCS: Intelligent Dynamic Clock Switch. The IDCS monitors both primary and secondary clock signals. Upon a failure of the primary clock signal, the IDCS switches to a valid secondary clock signal and ...
Page 8
MPC9893 3.3V 1:12 LVCMOS PLL CLOCK GENERATOR R = 5–15Ω 33...100 nF Figure 3. V Power Supply Filter CC_PLL The minimum values for R and the filter capacitor C F defined ...
Page 9
MPC9893 3.3V 1:12 LVCMOS PLL CLOCK GENERATOR The I/O (Phase) jitter of the MPC9893 depends on the internal VCO frequency and the PLL feedback divider configuration. A high internal VCO frequency and a low PLL feedback divider result in lower ...
Page 10
MPC9893 3.3V 1:12 LVCMOS PLL CLOCK GENERATOR The waveform plots in Figure 9 show the simulation results of an output driving a single line versus two lines. In both cases the drive capability of the MPC9893 output buffer is more ...
Page 11
MPC9893 3.3V 1:12 LVCMOS PLL CLOCK GENERATOR t SK(O) The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device Figure 12. Output-to-Output Skew ...
Page 12
MPC9893 3.3V 1:12 LVCMOS PLL CLOCK GENERATOR 4X 0.200 AB T 0.200 AC T BASE METAL ...
Page 13
MPC9893 3.3V 1:12 LVCMOS PLL CLOCK GENERATOR Innovate with IDT and accelerate your future networks. Contact: www.IDT.com For Sales 800-345-7015 408-284-8200 Fax: 408-284-2775 Corporate Headquarters Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States ...