M41T83SQA6F STMicroelectronics, M41T83SQA6F Datasheet - Page 12

• Manufacturer Part Number: M41T83SQA6F
• Description: IC RTC SERIAL W/BATT SW 16QFN
• Manufacturer: STMicroelectronics
• Type: Clock/Calendar/Alarmr

Specifications of M41T83SQA6F

• Memory Size: 32B
• Time Format: HH:MM:SS:hh (24 hr)
• Date Format: YY-MM-DD-dd
• Interface: I²C, 2-Wire Serial
• Voltage - Supply: 3 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 16-QFN
• Clock Format: 12Hr / 24Hr
• Clock Ic Type: RTC
• Interface Type: I2C, Serial
• Supply Voltage Range: 3V To 5.5V
• Digital Ic Case Style: QFN
• No. Of Pins: 16
• Rohs Compliant: Yes
• For Use With: 497-10833 - DAUGHTER-CARD M41T83SQA6E QFN16
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 497-6887-2; M41T83SQA6F

Operation
2
12/61
Operation
The M41T8x clock operates as a slave device on the serial bus. Access is obtained by
implementing a start condition followed by the correct slave address (D0h). The 32 bytes
contained in the device can then be accessed sequentially in the following order:
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
The M41T8x clock continually monitors V
fall below V
counter. Inputs to the device will not be recognized at this time to prevent erroneous data
from being written to the device from an out-of-tolerance system. The power input will also
be switched from the V
switchover voltage (V
attached battery supply. As system power returns and V
disconnected, and the power supply is switched to external V
1
2
3
4
5
6
7
8
9
10
11
16
17
18
19
20
21
26
st
nd
rd
th
th
th
th
th
th
th
th
th
th
th
th
th
st
th
byte: tenths/hundredths of a second register
byte: century/hours register
byte: day register
byte: date register
byte: month register
byte: year register
byte: digital calibration register
byte: minutes register
byte: seconds register
- 25
byte: watchdog register
- 15
byte: flags register
byte: timer value register
byte: timer control register
byte: analog calibration register
byte: square wave register
- 32
RST
th
th
nd
, the device terminates an access in progress and resets the device address
bytes: alarm 2 registers
bytes: alarm 1 registers
bytes: user RAM
SO =
CC
V
pin to the battery when V
RST
Doc ID 12578 Rev 12
). At this time the clock registers will be maintained by the
CC
for an out-of-tolerance condition. Should V
CC
falls below the battery back-up
CC
rises above V
CC
.
SO
M41T82-M41T83
, the battery is
CC