DS1342U+ Maxim Integrated Products, DS1342U+ Datasheet - Page 10

no-image

DS1342U+

Manufacturer Part Number
DS1342U+
Description
IC RTC I2C W/ALARM 8USOP
Manufacturer
Maxim Integrated Products
Type
Clock/Calendar/Alarmr
Datasheet

Specifications of DS1342U+

Time Format
HH:MM:SS (12/24 hr)
Date Format
YY-MM-DD-dd
Interface
I²C, 2-Wire Serial
Voltage - Supply
1.8 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
8-MSOP, Micro8™, 8-uMAX, 8-uSOP,
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Memory Size
-
Low-Current I
when the interface timeout is exceeded, prior to the
acknowledge, the incomplete byte of data is not written.
The time and calendar information is obtained by read-
ing the appropriate register bytes. The RTC registers are
illustrated in Table 1. The time and calendar are set or
initialized by writing the appropriate register bytes. The
contents of the time and calendar registers are in the
binary-coded decimal (BCD) format. The Day register
increments at midnight and rolls over from 7 to 1. Values
that correspond to the day-of-week are user-defined
but must be sequential (i.e., if 1 equals Sunday, then 2
equals Monday, and so on). The CENT bit in the Month
register toggles when the Years register rolls over from
99 to 00. Illogical time and date entries result in an unde-
fined operation.
The DS1341/DS1342 can be run in either 12hr or 24hr
mode. Bit 6 of the Hours register is defined as the 12hr
or 24hr mode select bit. When high, the 12hr mode is
selected. In the 12hr mode, bit 5 is the AM/PM bit, with
a content of 1 being PM. In the 24hr mode, bit 5 is the
second bit of the 10hr field. The century bit (bit 7 of the
Month register) is toggled when the Years register incre-
ments from 99 to 00. On a power-on reset (POR), the
Table 2. Alarm 1 Mask Bits
X = Don’t care.
Table 3. Alarm 2 Mask Bits
X = Don’t care.
10
DY/DT
DY/DT
X
X
X
X
0
1
X
X
X
0
1
A1M4
A2M4
1
1
1
1
0
0
Clock and Calendar (00h–06h)
1
1
1
0
0
ALARM 2 MASK BITS (BIT 7)
ALARM 1 MASK BITS (BIT 7)
A1M3
1
1
1
0
0
0
A2M3
1
1
0
0
0
2
C RTCs for High-ESR Crystals
A1M2
1
1
0
0
0
0
A2M2
A1M1
1
0
0
0
0
1
0
0
0
0
0
Alarm once per second.
Alarm when seconds match.
Alarm when minutes and seconds match.
Alarm when hours, minutes, and seconds match.
Alarm when date, hours, minutes, and seconds match.
Alarm when day, hours, minutes, and seconds match.
Alarm once per minute (00 second of every minute).
Alarm when minutes match.
Alarm when hours and minutes match.
Alarm when date, hours, and minutes match.
Alarm when day, hours, and minutes match.
time and date are set to 00:00:00 00/01/01 and the Day
register is set to 01.
The DS1341/DS1342 contain two time-of-day/date
alarms. Alarm 1 can be set by writing to registers 07h–
0Ah. Alarm 2 can be set by writing to registers 0Bh–0Dh.
The alarms can be programmed to activate the CLKIN/
INTA or SQW/INTB outputs (see Table 5) on an alarm
match condition. Bit 7 of each of the time of day/date
alarm registers are mask bits. When all the mask bits for
each alarm are 0, an alarm only occurs when the values
in the timekeeping registers 00h–06h match the values
stored in the time of day/date alarm registers. The alarms
can also be programmed to repeat every second, min-
ute, hour, day, or date. Tables 2 and 3 show the possible
alarm settings. Configurations not listed in the tables
result in illogical operation. POR values are undefined.
The DY/DT bits (bit 6 of the alarm day/date registers)
control whether the alarm value stored in bits 0 to 5 of
that register reflects the day of the week or the date of
the month. If DY/DT is written to 0, the alarm is the result
of a match with date of the month. If DY/DT is written to
1, the alarm is the result of a match with day of the week.
ALARM RATE
ALARM RATE
Alarms (07h–0Dh)

Related parts for DS1342U+