MT47H128M8CF-25:H Micron Technology Inc, MT47H128M8CF-25:H Datasheet - Page 110

no-image

MT47H128M8CF-25:H

Manufacturer Part Number
MT47H128M8CF-25:H
Description
IC DDR2 SDRAM 1GBIT 60FBGA
Manufacturer
Micron Technology Inc
Type
DDR2 SDRAMr
Series
-r
Datasheet

Specifications of MT47H128M8CF-25:H

Organization
128Mx8
Density
1Gb
Address Bus
17b
Access Time (max)
400ps
Maximum Clock Rate
800MHz
Operating Supply Voltage (typ)
1.8V
Package Type
FBGA
Operating Temp Range
0C to 85C
Operating Supply Voltage (max)
1.9V
Operating Supply Voltage (min)
1.7V
Supply Current
125mA
Pin Count
60
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Format - Memory
RAM
Memory Type
DDR2 SDRAM
Memory Size
1G (128M x 8)
Speed
2.5ns
Interface
Parallel
Voltage - Supply
1.7 V ~ 1.9 V
Operating Temperature
0°C ~ 85°C
Package / Case
60-TFBGA
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT47H128M8CF-25:H
Manufacturer:
MICRON31
Quantity:
4 189
Part Number:
MT47H128M8CF-25:H
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT47H128M8CF-25:H
Manufacturer:
MICRON
Quantity:
10 000
Company:
Part Number:
MT47H128M8CF-25:H
Quantity:
100
Part Number:
MT47H128M8CF-25:H TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT47H128M8CF-25:H TR
Manufacturer:
MICRON
Quantity:
8 000
Figure 62: WRITE-to-PRECHARGE
PDF: 09005aef821ae8bf
1GbDDR2.pdf – Rev. V 6/10 EN
Command
Address
t DQSS (NOM)
t DQSS (MIN)
t DQSS (MAX)
DQS#
DQS#
DQS#
DQS
DQS
DQS
CK#
DM
DM
DM
DQ
DQ
DQ
CK
Bank a,
WRITE
Col b
T0
Notes:
WL + t DQSS
WL - t DQSS
WL + t DQSS
NOP
1. Subsequent rising DQS signals must align to the clock within
2. DI b = data-in for column b.
3. Three subsequent elements of data-in are applied in the programmed order following
4. BL = 4, CL = 3, AL = 0; thus, WL = 2.
5.
6. The PRECHARGE and WRITE commands are to the same bank. However, the PRECHARGE
7. A10 is LOW with the WRITE command (auto precharge is disabled).
T1
DI b.
t
and WRITE commands may be to different banks, in which case
the PRECHARGE command could be applied earlier.
WR is referenced from the first positive CK edge after the last data-in pair.
DI
b
NOP
T2
DI
b
DI
b
T2n
1
NOP
1
T3
110
1
T3n
T4
NOP
Micron Technology, Inc. reserves the right to change products or specifications without notice.
1Gb: x4, x8, x16 DDR2 SDRAM
T5
NOP
Transitioning Data
t WR
© 2004 Micron Technology, Inc. All rights reserved.
t
T6
DQSS.
NOP
t
WR is not required and
(a or all)
T7
Bank,
PRE
Don’t Care
t RP
WRITE

Related parts for MT47H128M8CF-25:H