EP2C8T144C7N Altera, EP2C8T144C7N Datasheet - Page 35

IC CYCLONE II FPGA 8K 144-TQFP

EP2C8T144C7N

Manufacturer Part Number
EP2C8T144C7N
Description
IC CYCLONE II FPGA 8K 144-TQFP
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet

Specifications of EP2C8T144C7N

Number Of Logic Elements/cells
8256
Number Of Labs/clbs
516
Total Ram Bits
165888
Number Of I /o
85
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
144-TQFP, 144-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-1667

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2C8T144C7N
Manufacturer:
Altera
Quantity:
135
Part Number:
EP2C8T144C7N
Manufacturer:
ATLERA
Quantity:
10
Part Number:
EP2C8T144C7N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2C8T144C7N
Manufacturer:
ALTERA
0
Figure 2–14. Global Clock Network Multiplexers
Altera Corporation
February 2007
Global Clock
Network
Clock [15 or 7..0]
Global Clock Network Distribution
Cyclone II devices contains 16 global clock networks. The device uses
multiplexers with these clocks to form six-bit buses to drive column IOE
clocks, LAB row clocks, or row IOE clocks (see
multiplexer at the LAB level selects two of the six LAB row clocks to feed
the LE registers within the LAB.
LAB row clocks can feed LEs, M4K memory blocks, and embedded
multipliers. The LAB row clocks also extend to the row I/O clock regions.
IOE clocks are associated with row or column block regions. Only six
global clock resources feed to these row and column regions.
shows the I/O clock regions.
Cyclone II Device Handbook, Volume 1
Column I/O Region
IO_CLK [5..0]
LAB Row Clock
LABCLK[5..0]
Row I/O Region
IO_CLK [5..0]
Figure
Cyclone II Architecture
2–14). Another
Figure 2–15
2–23

Related parts for EP2C8T144C7N