EP2S15F484C5N Altera, EP2S15F484C5N Datasheet - Page 103

• Manufacturer Part Number: EP2S15F484C5N
• Description: IC STRATIX II FPGA 15K 484-FBGA
• Manufacturer: Altera
• Series: Stratix® IIr

Specifications of EP2S15F484C5N

• Number Of Logic Elements/cells: 15600
• Number Of Labs/clbs: 780
• Total Ram Bits: 419328
• Number Of I /o: 342
• Voltage - Supply: 1.15 V ~ 1.25 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 484-FBGA
• Family Name: Stratix II
• Number Of Logic Blocks/elements: 15600
• # I/os (max): 342
• Frequency (max): 609.76MHz
• Process Technology: 90nm (CMOS)
• Operating Supply Voltage (typ): 1.2V
• Logic Cells: 15600
• Ram Bits: 419328
• Operating Supply Voltage (min): 1.15V
• Operating Supply Voltage (max): 1.25V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 484
• Package Type: FC-FBGA
• Family Type: Stratix II
• No. Of I/o's: 342
• I/o Supply Voltage: 3.3V
• Operating Frequency Max: 550MHz
• Operating Temperature Range: 0°C To +85°C
• Logic Case Style: BGA
• No. Of Pins: 484
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant
• Other names: 544-1876; EP2S15F484C5N

Altera Corporation
May 2007
Notes to
(1)
(2)
(3)
(4)
(5)
(6)
VCCSEL
(V
VCCSEL
(V
VCCSEL
(nCE Powered by V
Stratix II
Table 2–19. Board Design Recommendations for nCEO
Table 2–20. Supported TDO/TDI Voltage Combinations (Part 1 of 2)
nCE Input Buffer Power in I/O
C C I O
C C I O
Device
Input buffer is 3.3-V tolerant.
The nCEO output buffer meets V
Input buffer is 2.5-V tolerant.
The nCEO output buffer meets V
Input buffer is 1.8-V tolerant.
An external 250-Ω pull-up resistor is not required, but recommended if signal levels on the board are not optimal.
Bank 3 = 1.5 V)
Bank 3 = 1.8 V)
Table
high
high
low
Bank 3
2–19:
Always
V
Buffer Power
C C P D
TDI Input
C C P D
(3.3V)
= 3.3V)
For JTAG chains, the TDO pin of the first device drives the TDI pin of the
second device in the chain. The V
(TCK, TMS, TDI, and TRST) is internally hardwired to GND selecting the
3.3-V/2.5-V input buffer powered by V
V
for TDI on the second device, but that may not be possible depending on
the application.
ensure proper JTAG chain operation.
V
CCIO
C C I O
v
O H
OH
of the TDO bank from the first device to match the V
v
v
= 3.3 V V
V
(MIN) = 2.0 V.
(1)
(MIN) = 2.4 V.
3.3 V
C C I O
(1),
(1),
v
(2)
(2)
=
Stratix II TDO V
Table 2–20
Stratix II nCEO V
C C I O
v
v
v
V
= 2.5 V V
v
2.5 V
(2)
C C I O
(3),
(3),
(4)
(4)
(4)
=
contains board design recommendations to
C C I O
CCIO
C C I O
Voltage Level in I/O Bank 4
CCSEL
v
Voltage Level in I/O Bank 7
V
= 1.8 V V
v
v
(3)
1.8 V
C C I O
Stratix II Device Handbook, Volume 1
v
CCPD
input on JTAG input I/O cells
(5)
(6)
=
. The ideal case is to have the
Level shifter
C C I O
required
Level shifter
required
V
= 1.5 V V
1.5 V
C C I O
v
v
Stratix II Architecture
=
CCSEL
Level shifter
C C I O
Level shifter
Level shifter
required
required
required
V
settings
1.2 V
C C I O
v
= 1.2 V
2–95
=