EP2S15F484C5N Altera, EP2S15F484C5N Datasheet - Page 146

IC STRATIX II FPGA 15K 484-FBGA

EP2S15F484C5N

Manufacturer Part Number
EP2S15F484C5N
Description
IC STRATIX II FPGA 15K 484-FBGA
Manufacturer
Altera
Series
Stratix® IIr
Datasheet

Specifications of EP2S15F484C5N

Number Of Logic Elements/cells
15600
Number Of Labs/clbs
780
Total Ram Bits
419328
Number Of I /o
342
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Family Name
Stratix II
Number Of Logic Blocks/elements
15600
# I/os (max)
342
Frequency (max)
609.76MHz
Process Technology
90nm (CMOS)
Operating Supply Voltage (typ)
1.2V
Logic Cells
15600
Ram Bits
419328
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
484
Package Type
FC-FBGA
Family Type
Stratix II
No. Of I/o's
342
I/o Supply Voltage
3.3V
Operating Frequency Max
550MHz
Operating Temperature Range
0°C To +85°C
Logic Case Style
BGA
No. Of Pins
484
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Other names
544-1876
EP2S15F484C5N

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2S15F484C5N
Manufacturer:
ALTERA30
Quantity:
206
Part Number:
EP2S15F484C5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S15F484C5N
Manufacturer:
ALTERA
0
Part Number:
EP2S15F484C5N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Operating Conditions
5–10
Stratix II Device Handbook, Volume 1
Note to
(1)
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
Table 5–14. 3.3-V PCI Specifications (Part 2 of 2)
Table 5–15. PCI-X Mode 1 Specifications
Table 5–16. SSTL-18 Class I Specifications
Symbol
Symbol
Symbol
IL
OH
OL
CCIO
IH
IL
IPU
OH
OL
CCIO
REF
TT
IH
IL
IH
IL
OH
OL
(AC)
(DC)
(AC)
(DC)
This specification is supported across all the programmable drive settings available for this I/O standard as shown
in the Stratix II Architecture chapter in volume 1 of the Stratix II Device Handbook.
Table
Low-level input voltage
High-level output voltage
Low-level output voltage
Output supply voltage
High-level input voltage
Low-level input voltage
Input pull-up voltage
High-level output voltage
Low-level output voltage
Output supply voltage
Reference voltage
Termination voltage
High-level DC input voltage
Low-level DC input voltage
High-level AC input voltage
Low-level AC input voltage
High-level output voltage
Low-level output voltage
5–16:
Parameter
Parameter
Parameter
I
I
OH
OL
I
I
I
I
OUT
OUT
OUT
OUT
= 6.7 mA
Conditions
= –6.7 mA
Conditions
Conditions
= –500 μA
= 1,500 μA
= –500 μA
= 1,500 μA
(1)
(1)
V
V
V
V
0.9 × V
0.5 × V
0.7 × V
0.9 × V
Minimum
Minimum
Minimum
REF
REF
TT
REF
–0.30
0.855
–0.3
1.71
+ 0.475
3.0
+ 0.125
– 0.04
+ 0.25
CCIO
CCIO
CCIO
CCIO
Typical
Typical
Typical
0.900
V
1.80
REF
Altera Corporation
V
0.35 × V
V
V
V
V
0.3 × V
0.1 × V
0.1 × V
Maximum
Maximum
Maximum
REF
REF
REF
TT
CCIO
0.945
1.89
– 0.475
3.6
– 0.125
+ 0.04
– 0.25
+ 0.5
CCIO
CCIO
CCIO
CCIO
April 2011
Unit
Unit
Unit
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V

Related parts for EP2S15F484C5N