EP1S20F672I7 Altera, EP1S20F672I7 Datasheet - Page 69

• Manufacturer Part Number: EP1S20F672I7
• Description: IC STRATIX FPGA 20K LE 672-FBGA
• Manufacturer: Altera
• Series: Stratix®r

Specifications of EP1S20F672I7

• Number Of Logic Elements/cells: 18460
• Number Of Labs/clbs: 1846
• Total Ram Bits: 1669248
• Number Of I /o: 426
• Voltage - Supply: 1.425 V ~ 1.575 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 672-FBGA
• Family Name: Stratix
• Number Of Logic Blocks/elements: 18460
• # I/os (max): 426
• Frequency (max): 420.17MHz
• Process Technology: 0.13um (CMOS)
• Operating Supply Voltage (typ): 1.5V
• Logic Cells: 18460
• Ram Bits: 1669248
• Operating Supply Voltage (min): 1.425V
• Operating Supply Voltage (max): 1.575V
• Operating Temp Range: -40C to 100C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 672
• Package Type: FBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Not Compliant

Figure 2–30. DSP Block Diagram for 18 × 18-Bit Configuration
Altera Corporation
July 2005
Optional Serial
Shift Register
Outputs to
Next DSP Block
in the Column
Optional Serial Shift Register
Inputs from Previous
DSP Block
D
D
ENA
D
ENA
D
ENA
D
ENA
D
ENA
D
ENA
D
ENA
ENA
CLRN
CLRN
CLRN
CLRN
CLRN
CLRN
CLRN
CLRN
Q
Q
Q
Q
Q
Q
Q
Q
Multiplier Stage
Optional Input Register
Stage with Parallel Input or
Shift Register Configuration
D
ENA
D
ENA
D
ENA
D
ENA
CLRN
CLRN
CLRN
CLRN
Q
Q
Q
Q
Optional Stage Configurable
as Accumulator or Dynamic
Adder/Subtractor
Optional Pipeline
Register Stage
Accumulator
Accumulator
Subtractor/
Subtractor/
Adder/
Adder/
1
2
Summation Stage
for Adding Four
Multipliers Together
Stratix Device Handbook, Volume 1
Summation
Output Selection
Multiplexer
to MultiTrack
Interconnect
Stratix Architecture
Optional Output
Register Stage
2–55