EP1S25F672C7N Altera, EP1S25F672C7N Datasheet - Page 133

• Manufacturer Part Number: EP1S25F672C7N
• Description: IC STRATIX FPGA 25K LE 672-FBGA
• Manufacturer: Altera
• Series: Stratix®r

Specifications of EP1S25F672C7N

• Number Of Logic Elements/cells: 25660
• Number Of Labs/clbs: 2566
• Total Ram Bits: 1944576
• Number Of I /o: 473
• Voltage - Supply: 1.425 V ~ 1.575 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 672-FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Other names: 544-1858; EP1S25F672C7N

Figure 2–69. Simplified Diagram of the DQS Phase-Shift Circuitry
Altera Corporation
July 2005
Reference
Clock
Input
shift by the same degree amount. For example, all 10 DQS pins on the top
of the device can be shifted by 90° and all 10 DQS pins on the bottom of
the device can be shifted by 72°. The reference circuits require a maximum
of 256 system reference clock cycles to set the correct phase on the DQS
delay elements.
control of each DQS delay shift on the top of the device. This same circuit
is duplicated on the bottom of the device.
See the External Memory Interfaces chapter in the Stratix Device Handbook,
Volume 2 for more information on external memory interfaces.
Programmable Drive Strength
The output buffer for each Stratix device I/O pin has a programmable
drive strength control for certain I/O standards. The LVTTL and
LVCMOS standard has several levels of drive strength that the user can
control. SSTL-3 Class I and II, SSTL-2 Class I and II, HSTL Class I and II,
and 3.3-V GTL+ support a minimum setting, the lowest drive strength
that guarantees the I
provides signal slew rate control to reduce system noise and signal
overshoot.
Comparator
Phase
Delay Chains
Figure 2–69
OH
/I
OL
Up/Down
of the standard. Using minimum settings
Counter
illustrates the phase-shift reference circuit
6
Stratix Device Handbook, Volume 1
Control Signals
to DQS Pins
Stratix Architecture
2–119