XC5VLX30-1FF676C Xilinx Inc, XC5VLX30-1FF676C Datasheet - Page 3

IC FPGA VIRTEX-5 30K 676FBGA

XC5VLX30-1FF676C

Manufacturer Part Number
XC5VLX30-1FF676C
Description
IC FPGA VIRTEX-5 30K 676FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXr

Specifications of XC5VLX30-1FF676C

Number Of Logic Elements/cells
30720
Number Of Labs/clbs
2400
Total Ram Bits
1179648
Number Of I /o
400
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
676-BBGA, FCBGA
Package
676FCBGA
Family Name
Virtex®-5
Device Logic Units
30720
Typical Operating Supply Voltage
1 V
Maximum Number Of User I/os
400
Ram Bits
1179648
For Use With
HW-AFX-FF676-500-G - BOARD DEV VIRTEX 5 FF676
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX30-1FF676C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX30-1FF676C
Manufacturer:
XILINX
0
Part Number:
XC5VLX30-1FF676C
Manufacturer:
XILINX
Quantity:
75
Part Number:
XC5VLX30-1FF676C
Manufacturer:
XLINX
Quantity:
20 000
UG190 (v5.3) May 17, 2010
10/12/06
02/02/07
9/06/06
Date
Version
2.0
2.1
3.0
Added the LXT platform devices throughout document.
Chapter 1: Revised
Chapter 2: Updated
Chapter 4: Clarified the rules regarding FULL and EMPTY flags on
Chapter 5: Revised
Chapter 6:
and settings. Replaced the link to the SSO calculator.
Added System Monitor User Guide reference in the Preface.
Added XC5VLX85T to
Chapter 3: Revised
Chapter 4: Added cascade to
Removed scrub mode in
Chapter 5: Revised
Added the three SXT devices and the XC5VLX220T to
Chapter 4: Clarified wording in
Chapter 6: Added
in
Chapter 7: Revised OQ in
Chapter 8:
Table
6-39.
Differential Termination Attribute, page 237
Clock Enable Inputs - CE1 and CE2, page
DCI Cascading, page
Figure 1-22, page
Storage Elements, page
Figure
Figure 5-22, page
Output Clocks, page
www.xilinx.com
Table
Built-in Error Correction
Figure 7-27, page
3-1.
Table 4-7, page
1-5,
Synchronous Clocking, page
Table
45. Updated
197.
Revision
2-1, and
220. Changed V
65.
178.
349.
126. Revised ADDR in
Table
Clock Capable I/O, page
section.
356.
5-2.
Table
is updated for the latest syntax
REF
1-5,
for SSTL18_II_T_DCI to 0.9
119.
Virtex-5 FPGA User Guide
Table
Figure 4-9, page
page
2-1, and
139.
40.
Table
124.
5-2.

Related parts for XC5VLX30-1FF676C