XC5VLX50T-2FF1136I Xilinx Inc, XC5VLX50T-2FF1136I Datasheet - Page 134

• Manufacturer Part Number: XC5VLX50T-2FF1136I
• Description: IC FPGA VIRTEX-5 50K 1136FBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-5 LXTr

Specifications of XC5VLX50T-2FF1136I

• Number Of Logic Elements/cells: 46080
• Number Of Labs/clbs: 3600
• Total Ram Bits: 2211840
• Number Of I /o: 480
• Voltage - Supply: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 1136-BBGA, FCBGA
• For Use With: 122-1586 - BOARD EVAL FOR VIRTEX-5 ML555HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-AFX-FF1136-500-G - BOARD DEV VIRTEX 5 FF1136HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -

Chapter 4: Block RAM
X-Ref Target - Figure 4-12
X-Ref Target - Figure 4-13
Block RAM Timing Model
134
RAMEN
DBRAM
RAMEN
DBRAM
REGCE
REGCE
SSR
SSR
CLK
CLK
SSR only sets/resets DO when REGCE is also High.
DO
DO
Figure 4-13: SSR Operation in Register Mode with Variable REGCE
Figure 4-12: SSR Operation in Register Mode with REGCE High
This section describes the timing parameters associated with the block RAM in Virtex-5
devices (illustrated in
FPGA Data Sheet and the Timing Analyzer (TRCE) report from Xilinx software are also
available for reference.
D0
D0
Block RAM can be read when SSR is active.
D0
D0
Data appears on the output of the next REGCE.
Figure
www.xilinx.com
SRVAL
SRVAL
D1
D1
4-14). The switching characteristics section in the Virtex-5
D1
D1
SRVAL
D2
D2
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
ug190_4_29_071607
ug190_4_29_071607
D2
D3
D3
D2