XC5VSX50T-3FF1136C Xilinx Inc, XC5VSX50T-3FF1136C Datasheet - Page 373
![IC FPGA VIRTEX-5 50K 1136FBGA](/photos/6/73/67306/xilinx-_1136-fbga_sml.jpg)
XC5VSX50T-3FF1136C
Manufacturer Part Number
XC5VSX50T-3FF1136C
Description
IC FPGA VIRTEX-5 50K 1136FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 SXTr
Datasheets
1.XC5VLX30-1FFG324C.pdf
(91 pages)
2.XC5VLX30-1FFG324C.pdf
(13 pages)
3.XC5VLX30-1FFG324C.pdf
(385 pages)
Specifications of XC5VSX50T-3FF1136C
Number Of Logic Elements/cells
52224
Number Of Labs/clbs
4080
Total Ram Bits
4866048
Number Of I /o
480
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1136-BBGA, FCBGA
For Use With
HW-V5-ML506-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-AFX-FF1136-500-G - BOARD DEV VIRTEX 5 FF1136
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC5VSX50T-3FF1136C
Manufacturer:
Xilinx Inc
Quantity:
10 000
- XC5VLX30-1FFG324C PDF datasheet
- XC5VLX30-1FFG324C PDF datasheet #2
- XC5VLX30-1FFG324C PDF datasheet #3
- XC5VLX30T-1FFG665C_PRODUCT_CHANGE PDF datasheet #4
- Current page: 373 of 385
- Download datasheet (14Mb)
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
Parallel Data Inputs - D1 to D6
Output Data Clock Enable - OCE
Parallel 3-state Inputs - T1 to T4
3-state Signal Clock Enable - TCE
Reset Input - SR
All incoming parallel data enters the OSERDES module through ports D1 to D6. These
ports are connected to the FPGA fabric, and can be configured from two to six bits (i.e., a
6:1 serialization). Bit widths greater than six (up to 10) can be supported by using a second
OSERDES in SLAVE mode. See
for bit ordering at the inputs and output of the OSERDES along with the corresponding bit
order of the ISERDES_NODELAY.
OCE is an active High clock enable for the data path.
All parallel 3-state signals enter the OSERDES module through ports T1 to T4. The ports
are connected to the FPGA fabric, and can be configured as one, two, or four bits.
TCE is an active High clock enable for the 3-state control path.
The reset input causes the outputs of all data flip-flops in the CLK and CLKDIV domains
to be driven Low asynchronously. OSERDES circuits running in the CLK domain where
timing is critical use an internal, dedicated circuit to retime the SR input to produce a reset
signal synchronous to the CLK domain. Similarly, there is a dedicated circuit to retime the
SR input to produce a reset signal synchronous to the CLKDIV domain. Because there are
OSERDES circuits that retime the SR input, the user is only required to provide a reset
pulse to the SR input that meets timing on the CLKDIV frequency domain (synchronous to
CLKDIV). Therefore, SR should be driven High for a minimum of one CLKDIV cycle.
When building an interface consisting of multiple OSERDES ports, all OSERDES ports
must be synchronized. The internal retiming of the SR input is designed so that all
OSERDES blocks that receive the same reset pulse come out of reset synchronized with one
another. The reset timing of multiple OSERDES ports is shown in
www.xilinx.com
OSERDES Width
Output Parallel-to-Serial Logic Resources (OSERDES)
Expansion. Refer to
Figure 8-20, page
Figure 8-3, page 356
381.
373
Related parts for XC5VSX50T-3FF1136C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC5VSX50T-1FFG1136C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 50K 1136FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-1FF1136C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 50K 1136FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-1FFG665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
FPGA Virtex®-5 Family 52224 Cells 65nm (CMOS) Technology 1V 665-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-1FFG665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 50K 665-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-2FF665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 50K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-2FFG665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 50K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-2FF1136C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 50K 1136FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-2FFG1136C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 50K 1136FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-1FF665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 50K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-1FF1136I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 50K 1136FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-1FFG1136I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 50K 1136FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-2FF665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 50K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-2FFG665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 50K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-3FF665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 50K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-3FFG665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 50K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet: