AN2131QC Cypress Semiconductor Corp, AN2131QC Datasheet - Page 301

no-image

AN2131QC

Manufacturer Part Number
AN2131QC
Description
IC MCU 8051 8K RAM 24MHZ 80BQFP
Manufacturer
Cypress Semiconductor Corp
Series
EZ-USB®r
Datasheet

Specifications of AN2131QC

Applications
USB Microcontroller
Core Processor
8051
Program Memory Type
ROMless
Controller Series
AN213x
Ram Size
8K x 8
Interface
I²C, USB
Number Of I /o
24
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
80-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
428-1307

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AN2131QC
Manufacturer:
BUSSMANN
Quantity:
3 000
Part Number:
AN2131QC
Manufacturer:
CYPRESS
Quantity:
528
Part Number:
AN2131QC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
AN2131QC
Manufacturer:
CYPRESS
Quantity:
20 000
EZ-USB TRM v1.9
TCON.7
TCON.6
TCON.5
TCON.4
TCON.3
TCON.2
TCON.1
TCON.0
Bit
Appendix C: 8051 Hardware Description
Table C-3. TCON Register - SRF 88h
overflows and cleared when the processor vectors to the
interrupt service routine.
Timer 1.
overflows and cleared when the processor vectors to the
interrupt service routine.
Timer 0.
configured to be edge-sensitive (IT1 = 1), IE1 is set by
hardware when a negative edge is detected on the INT1 pin
and is automatically cleared when the CPU vectors to the
corresponding interrupt service routine. In this case, IE1 can
also be cleared by software. If external interrupt 1 is
configured to be level-sensitive (IT1 = 0), IE1 is set when the
INT1# pin is 0 and cleared when the INT1# pin is 1. In level-
sensitive mode, software cannot write to IE1.
when IT1 = 1; INT1 is detected as a low level when IT1 = 0.
configured to be edge-sensitive (IT0 = 1), IE0 is set by
hardware when a negative edge is detected on the INT0 pin
and is automatically cleared when the CPU vectors to the
corresponding interrupt service routine. In this case, IE0 can
also be cleared by software. If external interrupt 0 is
configured to be level-sensitive (IT0 = 0), IE0 is set when the
INT0# pin is 0 and cleared when the INT0# pin is 1. In level-
sensitive mode, software cannot write to IE0.
when IT0 = 1; INT0 is detected as a low level when IT0 = 0.
TF1 - Timer 1 overflow flag. Set to 1 when the Timer 1 count
TR1 - Timer 1 run control. Set to 1 to enable counting on
TF0 - Timer 0 overflow flag. Set to 1 when the Timer 0 count
TR0 - Timer 0 run control. Set to 1 to enable counting on
IE1 - Interrupt 1 edge detect. If external interrupt 1 is
IT1 - Interrupt 1 type select. INT1 is detected on falling edge
IE0 - Interrupt 0 edge detect. If external interrupt 0 is
IT0 - Interrupt 0 type select. INT0 is detected on falling edge
Function
C - 5

Related parts for AN2131QC