PIC10F200-I/P Microchip Technology, PIC10F200-I/P Datasheet

no-image

PIC10F200-I/P

Manufacturer Part Number
PIC10F200-I/P
Description
IC PIC MCU FLASH 256X12 8DIP
Manufacturer
Microchip Technology
Series
PIC® 10Fr

Specifications of PIC10F200-I/P

Program Memory Type
FLASH
Program Memory Size
384B (256 x 12)
Package / Case
8-DIP (0.300", 7.62mm)
Core Processor
PIC
Core Size
8-Bit
Speed
4MHz
Peripherals
POR, WDT
Number Of I /o
3
Ram Size
16 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
PIC10F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
16 B
Interface Type
USB
Maximum Clock Frequency
4 MHz
Number Of Programmable I/os
4
Number Of Timers
1
Operating Supply Voltage
2 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AC162059 - HEADER INTRFC MPLAB ICD2 8/14PINAC164037 - MODULE SKT 6L PROMATE II SOT23
Eeprom Size
-
Data Converters
-
Connectivity
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
PIC10F200/202/204/206
Data Sheet
6-Pin, 8-bit Flash Microcontrollers
© 2007 Microchip Technology Inc.
DS41239D

Related parts for PIC10F200-I/P

PIC10F200-I/P Summary of contents

Page 1

... Flash Microcontrollers © 2007 Microchip Technology Inc. PIC10F200/202/204/206 Data Sheet DS41239D ...

Page 2

... Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...

Page 3

... Fully static design • Wide operating voltage range: 2.0V to 5.5V • Wide temperature range: - Industrial: -40°C to +85°C - Extended: -40°C to +125°C Peripheral Features (PIC10F200/202): • 4 I/O pins I/O pins with individual direction control - 1 input-only pin - High current sink/source for direct LED drive ...

Page 4

... PIC10F200/202/204/206 SOT-23 Pin Diagrams GP0/ICSPDAT GP1/ICSPCLK GP0/ICSPDAT/CIN+ GP1/ICSPCLK/CIN- 8-Pin PDIP Pin Diagrams GP2/T0CKI/FOSC4 GP1/ICSPCLK GP2/T0CKI/COUT/FOSC4 GP1/ICSPCLK/CIN- 8-Pin DFN Pin Diagrams GP2/T0CKI/FOSC4 GP1/ICSPCLK GP2/T0CKI/COUT/FOSC4 GP1/ICSPCLK/CIN- DS41239D-page 2 GP3/MCLR GP2/T0CKI/FOSC4 GP3/MCLR GP2/T0CKI/COUT/FOSC4 N GP3/MCLR N GP0/ICSPDAT N GP3/MCLR N GP0/ICSPDAT/CIN+ N GP3/MCLR N GP0/ICSPDAT N GP3/MCLR N GP0/ICSPDAT/CIN © 2007 Microchip Technology Inc. ...

Page 5

... PIC10F200/202/204/206 Device Varieties .................................................................................................................................. 7 3.0 Architectural Overview ................................................................................................................................................................. 9 4.0 Memory Organization ................................................................................................................................................................. 15 5.0 I/O Port ....................................................................................................................................................................................... 25 6.0 Timer0 Module and TMR0 Register (PIC10F200/202)............................................................................................................... 29 7.0 Timer0 Module and TMR0 Register (PIC10F204/206)............................................................................................................... 33 8.0 Comparator Module.................................................................................................................................................................... 37 9.0 Special Features of the CPU...................................................................................................................................................... 41 10.0 Instruction Set Summary ............................................................................................................................................................ 51 11.0 Development Support................................................................................................................................................................. 59 12 ...

Page 6

... PIC10F200/202/204/206 NOTES: DS41239D-page 4 © 2007 Microchip Technology Inc. ...

Page 7

... In-Circuit Serial Programming™ Number of Instructions Packages The PIC10F200/202/204/206 devices have Power-on Reset, selectable Watchdog Timer, selectable code-protect, high I/O current capability and precision internal oscillator. The PIC10F200/202/204/206 device uses serial programming with data pin GP0 and clock pin GP1. © 2007 Microchip Technology Inc. ...

Page 8

... PIC10F200/202/204/206 NOTES: DS41239D-page 6 © 2007 Microchip Technology Inc. ...

Page 9

... A variety of packaging options are available. Depend- ing on application and production requirements, the proper device option can be selected using the information in this section. When placing orders, please use the PIC10F200/202/204/206 Product Identification System at the back of this data sheet to specify the correct part number. 2.1 ...

Page 10

... PIC10F200/202/204/206 NOTES: DS41239D-page 8 © 2007 Microchip Technology Inc. ...

Page 11

... PIC10F206 512 x 12 The PIC10F200/202/204/206 devices can directly or indirectly address its register files and data memory. All Special Function Registers (SFR), including the PC, are mapped in the data memory. The PIC10F200/202/ 204/206 devices have a highly (symmetrical) instruction set that makes it possible to carry out any operation, on any register, using any addressing mode ...

Page 12

... PIC10F200/202/204/206 FIGURE 3-1: PIC10F200/202 BLOCK DIAGRAM 9-10 Program Counter Flash 512 x12 or 256 x12 Program Stack 1 Memory Stack 2 Program 12 Bus Instruction Reg Direct Addr 8 Device Reset Timer Instruction Power-on Decode & Reset Control Watchdog Timer Timing Generation Internal RC Clock MCLR DS41239D-page 10 ...

Page 13

... Direct Addr 8 Device Reset Timer Instruction Power-on Decode & Reset Control Watchdog Timer Timing Generation Internal RC Clock MCLR © 2007 Microchip Technology Inc. PIC10F200/202/204/206 8 Data Bus RAM bytes File Registers RAM Addr 9 Addr MUX Indirect 5 5-7 Addr FSR Reg STATUS Reg ...

Page 14

... PIC10F200/202/204/206 TABLE 3-2: PIC10F200/202/204/206 PINOUT DESCRIPTION Input Name Function Type GP0/ICSPDAT/CIN+ GP0 ICSPDAT CIN+ GP1/ICSPCLK/CIN- GP1 ICSPCLK CIN- GP2/T0CKI/COUT/ GP2 FOSC4 T0CKI COUT FOSC4 GP3/MCLR/V GP3 PP MCLR Legend Input Output, I/O = Input/Output Power, — = Not used, TTL = TTL input Schmitt Trigger input Analog input ...

Page 15

... All instructions are single cycle, except for any program branches. These take two cycles, since the fetch instruction is “flushed” from the pipeline, while the new instruction is being fetched and then executed. © 2007 Microchip Technology Inc. PIC10F200/202/204/206 3.2 Instruction Flow/Pipelining An instruction cycle consists of four Q cycles (Q1, Q2, Q3 and Q4) ...

Page 16

... PIC10F200/202/204/206 NOTES: DS41239D-page 14 © 2007 Microchip Technology Inc. ...

Page 17

... PIC10F200/204 are physically implemented (see Figure 4-1). Accessing a location above these boundaries will cause a wraparound within the first 256 x 12 space (PIC10F200/204). The effective Reset vector is at 0000h (see Figure 4-1). Location 00FFh (PIC10F200/204) contains the internal clock oscillator calibration value. This value should never be overwritten. © ...

Page 18

... The General Purpose registers are used for data and control information under command of the instructions. For the PIC10F200/204, the register file is composed of 7 Special Function registers and 16 General Purpose registers (see Figure 4-3 and Figure 4-4). For the PIC10F202/206, the register file is composed of 8 Special Function registers and 24 General Purpose registers (see Figure 4-4) ...

Page 19

... Purpose Registers 1Fh Note 1: Not a physical register. See Section 4.9 “Indirect Data Addressing: INDF and FSR Registers”. 2: PIC10F204 only. Unimplemented on the PIC10F200 and reads as 00h. 3: Unimplemented, read as 00h. © 2007 Microchip Technology Inc. PIC10F200/202/204/206 FIGURE 4-4: PIC10F202/206 REGISTER FILE MAP ...

Page 20

... The Special Function Registers associated with the “core” functions are described in this section. Those related to the operation of the peripheral features are described in the section for each peripheral feature. TABLE 4-1: SPECIAL FUNCTION REGISTER (SFR) SUMMARY (PIC10F200/202/204/206) Address Name Bit 7 Bit 6 00h ...

Page 21

... ADDWF carry occurred carry did not occur Note 1: This bit is used on the PIC10F204/206. For code compatibility do not use this bit on the PIC10F200/202. © 2007 Microchip Technology Inc. PIC10F200/202/204/206 For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u u1uu (where u = unchanged) ...

Page 22

... PIC10F200/202/204/206 4.5 OPTION Register The OPTION register is a 8-bit wide, write-only register, which contains various control bits to configure the Timer0/WDT prescaler and Timer0. By executing the OPTION instruction, the contents of the W register will be transferred to the OPTION regis- ter. A Reset sets the OPTION<7:0> bits. ...

Page 23

... FOSC4: INTOSC/4 Output Enable bit 1 = INTOSC/4 output onto GP2 0 = GP2/T0CKI/COUT applied to GP2 Note 1: Overrides GP2/T0CKI/COUT control registers when enabled. © 2007 Microchip Technology Inc. PIC10F200/202/204/206 R/W-1 R/W-1 R/W-1 CAL3 CAL2 CAL1 U = Unimplemented bit, read as ‘0’ ‘0’ = Bit is cleared ...

Page 24

... MOVLW XX, the PC will roll over to location 0000h and begin executing user code. 4.8 Stack The PIC10F200/204 devices have a 2-deep, 8-bit wide hardware PUSH/POP stack. The PIC10F202/206 devices have a 2-deep, 9-bit wide hardware PUSH/POP stack. A CALL instruction will PUSH the current value of Stack 1 into Stack 2 and then PUSH the current PC value, incremented by one, into Stack Level 1 ...

Page 25

... The FSR is a 5-bit wide register used in conjunc- tion with the INDF register to indirectly address the data memory area. The FSR<4:0> bits are used to select data memory addresses 00h to 1Fh. Note: PIC10F200/202/204/206 – Do not use banking. FSR <7:5> are unimplemented and read as ‘1’s. (opcode) 0 00h ...

Page 26

... PIC10F200/202/204/206 NOTES: DS41239D-page 24 © 2007 Microchip Technology Inc. ...

Page 27

... FIGURE 5-1: Data Bus D Q Data WR Latch Port Reg D Q TRIS Latch TRIS ‘f’ Reset Note 1: See Table 3-2 for buffer type. GP3 I/MCLR — — — PIC10F200/202/204/206 EQUIVALENT CIRCUIT FOR A SINGLE I/O PIN I/O pin (1) RD Port DS41239D-page 25 ...

Page 28

... PIC10F200/202/204/206 TABLE 5-2: SUMMARY OF PORT REGISTERS Address Name Bit 7 Bit 6 N/A TRISGPIO — — N/A OPTION GPWU GPPU 03h STATUS GPWUF CWUF 06h GPIO — — Legend: Shaded cells are not used by PORT registers, read as ‘0’, – = unimplemented, read as ‘0’ unknown unchanged depends on condition ...

Page 29

... FIGURE 5-2: SUCCESSIVE I/O OPERATION (PIC10F200/202/204/206 Instruction Fetched MOVWF GPIO MOVF GPIO, W GP<2:0> Port pin written here Instruction Executed MOVWF GPIO (Write to GPIO) © 2007 Microchip Technology Inc. PIC10F200/202/204/206 This example shows a write to GPIO followed by a read from GPIO. NOP NOP Data setup time = (0 ...

Page 30

... PIC10F200/202/204/206 NOTES: DS41239D-page 28 © 2007 Microchip Technology Inc. ...

Page 31

... TIMER0 MODULE AND TMR0 REGISTER (PIC10F200/202) The Timer0 module has the following features: • 8-bit timer/counter register, TMR0 • Readable and writable • 8-bit software programmable prescaler • Internal or external clock select: - Edge select for external clock Figure 6 simplified block diagram of the Timer0 module ...

Page 32

... Legend: Shaded cells not used by Timer0. – = unimplemented unknown unchanged. Note 1: The TRIS of the T0CKI pin is overridden when T0CS = 1. 6.1 Using Timer0 with an External Clock (PIC10F200/202) When an external clock input is used for Timer0, it must meet certain requirements. The external clock require- ment is due to internal phase clock (T OSC tion ...

Page 33

... TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1,x, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable Reset, the prescaler contains all ‘0’s. © 2007 Microchip Technology Inc. PIC10F200/202/204/206 ( ...

Page 34

... FIGURE 6-5: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER /4) CY OSC (2) GP2/T0CKI Pin (1) T0SE Watchdog Timer WDT Enable bit Note 1: T0CS, T0SE, PSA, PS<2:0> are bits in the OPTION register. 2: T0CKI is shared with pin GP2 on the PIC10F200/202/204/206. DS41239D-page 32 EXAMPLE 6-2: CLRWDT MOVLW ‘xxxx0xxx’ OPTION ...

Page 35

... The prescaler is shared with the Watchdog Timer (Figure 7-5). 3: Bit CMPT0CS is located in the CMCON0 register, CMCON0<4>. © 2007 Microchip Technology Inc. PIC10F200/202/204/206 The second Counter mode uses the output of the com- parator to increment Timer0. It can be entered in two different ways. The first way is selected by setting the T0CS bit (OPTION< ...

Page 36

... PIC10F200/202/204/206 FIGURE 7-2: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE (Program PC – Counter) Instruction MOVWF TMR0 MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W Fetch Timer0 Instruction Executed FIGURE 7-3: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1 (Program Counter) PC – Instruction MOVWF TMR0 MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W ...

Page 37

... TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1,x, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable Reset, the prescaler contains all ‘0’s. © 2007 Microchip Technology Inc. PIC10F200/202/204/206 ( ...

Page 38

... PIC10F200/202/204/206 EXAMPLE 7-2: CHANGING PRESCALER (WDT→TIMER0) CLRWDT ;Clear WDT and ;prescaler MOVLW ‘xxxx0xxx’ ;Select TMR0, new ;prescale value and ;clock source OPTION FIGURE 7-5: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER (2) GP2/T0CKI /4) CY OSC Pin 1 Comparator Output 0 (1) T0SE (3) CMPT0CS Watchdog ...

Page 39

... When the comparator is turned on, these control bits assert themselves. When the comparator is off, these bits have no effect on the device operation and the other control registers have precedence. 3: PIC10F204/206 only. © 2007 Microchip Technology Inc. PIC10F200/202/204/206 one Analog R/W-1 R/W-1 R/W-1 CMPT0CS ...

Page 40

... PIC10F200/202/204/206 8.1 Comparator Configuration The on-board comparator inputs, (GP0/CIN+, GP1/ CIN-), as well as the comparator output (GP2/COUT), are steerable. The CMCON0, OPTION and TRIS registers are used to steer these pins (see Figure 8-1). If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in Table 12-1 ...

Page 41

... Please see Table 12-1 for comparator specifications. © 2007 Microchip Technology Inc. PIC10F200/202/204/206 8.5 Comparator Output The comparator output is read through CMCON0 register. This bit is read-only. The comparator output + is less may also be used internally, see Figure 8-1. ...

Page 42

... PIC10F200/202/204/206 FIGURE 8-3: ANALOG INPUT MODE R < 10 kΩ PIN Legend Input Capacitance PIN V = Threshold Voltage Leakage Current at the Pin LEAKAGE R = Interconnect Resistance Source Impedance Analog Voltage TABLE 8-2: REGISTERS ASSOCIATED WITH COMPARATOR MODULE Address Name Bit 7 Bit 6 03h STATUS GPWUF ...

Page 43

... WDT enabled 0 = WDT disabled bit 1-0 Reserved: Read as ‘0’ Note 1: Refer to the “PIC10F200/202/204/206 Memory Programming Specifications” (DS41228) to determine how to access the Configuration Word. The Configuration Word is not user addressable during device operation. 2: INTRC is the only oscillator mode offered on the PIC10F200/202/204/206. ...

Page 44

... Erasing the device will also erase the pre- programmed internal calibration value for the internal oscillator. The calibration value must be read prior to erasing the part so it can be reprogrammed correctly later. TABLE 9-1: RESET CONDITIONS FOR REGISTERS – PIC10F200/202/204/206 Register Address W — INDF 00h ...

Page 45

... MCLR SELECT GPWU GP3/MCLR/V MCLRE 9.4 Power-on Reset (POR) The PIC10F200/202/204/206 devices incorporate an on-chip Power-on Reset (POR) circuitry, which provides an internal chip Reset for most power-up situations. The on-chip POR circuit holds the chip in Reset until V has reached a high enough level for proper oper- DD ation ...

Page 46

... PIC10F200/202/204/206 FIGURE 9-2: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT V DD Power-up Detect GP3/MCLR/V PP MCLRE WDT Reset WDT Time-out Pin Change Sleep Wake-up on pin change Reset FIGURE 9-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR PULLED LOW MCLR Internal POR DRT Time-out Internal Reset FIGURE 9-4: ...

Page 47

... MCLR Internal POR DRT Time-out Internal Reset Note: When V rises slowly, the T DD value. In this example, the chip will reset properly if, and only if, V1 ≥ V © 2007 Microchip Technology Inc. PIC10F200/202/204/206 V1 TDRT time-out expires long before V DRT DD ): SLOW V RISE DD DD has reached its final min ...

Page 48

... PIC10F200/202/204/206 9.5 Device Reset Timer (DRT) On the PIC10F200/202/204/206 devices, the DRT runs any time the device is powered up. The DRT operates on an internal oscillator. The processor is kept in Reset as long as the DRT is active. The DRT delay allows V to rise above V DD for the oscillator to stabilize. ...

Page 49

... SUMMARY OF REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER Address Name Bit 7 Bit 6 N/A OPTION GPWU GPPU T0CS Legend: Shaded boxes = Not used by Watchdog Timer, – = unimplemented, read as ‘0’ unchanged. © 2007 Microchip Technology Inc. PIC10F200/202/204/206 0 M Postscaler Postscaler 8-to-1 MUX PSA To Timer0 ...

Page 50

... DD and then recovers. The device should be reset in the event of a brown-out. To reset PIC10F200/202/204/206 devices when a Brown-out Reset occurs, external brown-out protection circuits may be built, as shown in Figure 9-7 and Figure 9-8. FIGURE 9-7: BROWN-OUT ...

Page 51

... T0CKI input should MCLR/V pin must logic high level if MCLR is PP enabled. © 2007 Microchip Technology Inc. PIC10F200/202/204/206 9.9.2 WAKE-UP FROM SLEEP The device can wake-up from Sleep through one of the following events external Reset input on GP3/MCLR/V when configured as MCLR. ...

Page 52

... In-Circuit Serial Programming™ The PIC10F200/202/204/206 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage ...

Page 53

... In the set of User defined term (font is courier) italics © 2007 Microchip Technology Inc. PIC10F200/202/204/206 All instructions are executed within a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods ...

Page 54

... PIC10F200/202/204/206 TABLE 10-2: INSTRUCTION SET SUMMARY Mnemonic, Description Operands ADDWF f, d Add W and f ANDWF f, d AND W with f CLRF f Clear f CLRW — Clear W COMF f, d Complement f DECF f, d Decrement f DECFSZ f, d Decrement f, Skip if 0 INCF f, d Increment f INCFSZ f, d Increment f, Skip if 0 IORWF ...

Page 55

... The contents of the W register are AND’ed with register ‘f’. If ‘d’ is ‘0’, the result is stored in the W register. If ‘d’ is ‘1’, the result is stored back in register ‘f’. © 2007 Microchip Technology Inc. PIC10F200/202/204/206 BCF Bit Clear f Syntax: [ label ] BCF 0 ≤ f ≤ 31 Operands: 0 ≤ ...

Page 56

... PIC10F200/202/204/206 BTFSS Bit Test f, Skip if Set Syntax: [ label ] BTFSS f,b 0 ≤ f ≤ 31 Operands: 0 ≤ b < 7 Operation: skip if (f<b> Status Affected: None Description: If bit ‘b’ in register ‘f’ is ‘1’, then the next instruction is skipped. If bit ‘b’ is ‘1’, then the next instruc- ...

Page 57

... Description: GOTO is an unconditional branch. The 9-bit immediate value is loaded into PC bits <8:0>. The upper bits of PC are loaded from STATUS<6:5>. GOTO is a two- cycle instruction. © 2007 Microchip Technology Inc. PIC10F200/202/204/206 INCF Increment f Syntax: [ label ] INCF f,d 0 ≤ f ≤ 31 Operands: d ∈ ...

Page 58

... PIC10F200/202/204/206 IORWF Inclusive OR W with f Syntax: [ label ] IORWF f,d 0 ≤ f ≤ 31 Operands: d ∈ [0,1] (W).OR. (f) → (dest) Operation: Status Affected: Z Description: Inclusive OR the W register with register ‘f’. If ‘d’ is ‘0’, the result is placed in the W register. If ‘d’ is ‘1’, the result is placed back in register ‘ ...

Page 59

... Carry flag. If ‘d’ is ‘0’, the result is placed in the W register. If ‘d’ is ‘1’, the result is placed back in register ‘f’. register ‘f’ C © 2007 Microchip Technology Inc. PIC10F200/202/204/206 SLEEP Syntax: Operands: Operation: Status Affected: TO, PD, RBWUF Description: ...

Page 60

... PIC10F200/202/204/206 TRIS Load TRIS Register Syntax: [ label ] TRIS f Operands (W) → TRIS register f Operation: Status Affected: None Description: TRIS register ‘f’ loaded with the contents of the W register XORLW Exclusive OR literal with W Syntax: [ label ] XORLW k 0 ≤ k ≤ 255 Operands: (W) .XOR. k → (W) ...

Page 61

... MPLAB PM3 Device Programmer - PICkit™ 2 Development Programmer • Low-Cost Demonstration and Development Boards and Evaluation Kits © 2007 Microchip Technology Inc. PIC10F200/202/204/206 11.1 MPLAB Integrated Development Environment Software The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit micro- controller market ...

Page 62

... PIC10F200/202/204/206 11.2 MPASM Assembler The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs. The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging ...

Page 63

... The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application. © 2007 Microchip Technology Inc. PIC10F200/202/204/206 11.9 MPLAB ICD 2 In-Circuit Debugger Microchip’s In-Circuit Debugger, MPLAB ICD powerful, low-cost, ...

Page 64

... PIC10F200/202/204/206 11.11 PICSTART Plus Development Programmer The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages pins. ...

Page 65

... This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. © 2007 Microchip Technology Inc. PIC10F200/202/204/206 ............................................................................... -0. )...................................................................................................................± ...........................................................................................................± ...

Page 66

... PIC10F200/202/204/206 PIC10F200/202/204/206 VOLTAGE-FREQUENCY GRAPH, -40°C ≤ T FIGURE 12-1: 6.0 5.5 5.0 4 (Volts) 4.0 3.5 3.0 2.5 2.0 0 DS41239D-page Frequency (MHz) ≤ +125° © 2007 Microchip Technology Inc. ...

Page 67

... DC Characteristics: PIC10F200/202/204/206 (Industrial) DC CHARACTERISTICS Param Sym Characteristic No. D001 V Supply Voltage DD D002 V RAM Data Retention Voltage DR D003 V V Start Voltage POR DD to ensure Power-on Reset D004 S V Rise Rate VDD DD to ensure Power-on Reset) (3) I Supply Current DD D010 (4) I Power-down Current ...

Page 68

... PIC10F200/202/204/206 12.2 DC Characteristics: PIC10F200/202/204/206 (Extended) DC CHARACTERISTICS Param Sym Characteristic No. D001 V Supply Voltage DD D002 V RAM Data Retention Voltage DR D003 V V Start Voltage POR DD to ensure Power-on Reset D004 S V Rise Rate VDD DD to ensure Power-on Reset (3) I Supply Current DD D010 I Power-down Current ...

Page 69

... DC Characteristics: PIC10F200/202/204/206 (Industrial, Extended) DC CHARACTERISTICS Param Sym Characteristic No. V Input Low Voltage IL I/O ports: D030 with TTL buffer D030A D031 with Schmitt Trigger buffer D032 MCLR, T0CKI V Input High Voltage IH I/O ports: D040 with TTL buffer D040A D041 with Schmitt Trigger ...

Page 70

... PIC10F200/202/204/206 TABLE 12-1: COMPARATOR SPECIFICATIONS Standard Operating Conditions (unless otherwise stated) Operating Temperature -40°C ≤ T ≤ +125°C A Param Sym Characteristics No. D300 V Input Offset Voltage OS D301 V Input Common Mode Voltage CM D302 C Common Mode Rejection Ratio MRR D303* T Response Time RT D304 Comparator Mode Change to ...

Page 71

... Timing Parameter Symbology and Load Conditions – PIC10F200/202/204/206 The timing parameter symbols have been created following one of the following formats: 1. TppS2ppS 2. TppS T F Frequency Lowercase subscripts (pp) and their meanings CLKOUT cy Cycle time drt Device Reset Timer io I/O port Uppercase letters and their meanings: ...

Page 72

... PIC10F200/202/204/206 TABLE 12-3: CALIBRATED INTERNAL RC FREQUENCIES – PIC10F200/202/204/206 AC CHARACTERISTICS Param Sym Characteristic No. F10 F Internal Calibrated OSC INTOSC (1,2) Frequency * These parameters are characterized but not tested. † Data in the Typical (“Typ”) column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested ...

Page 73

... TABLE 12-4: RESET, WATCHDOG TIMER AND DEVICE RESET TIMER – PIC10F200/202/204/206 AC CHARACTERISTICS Param Sym Characteristic No MCLR Pulse Width (low Watchdog Timer Time-out Period WDT (no prescaler Device Reset Timer Period (stan- DRT dard I/O High-impedance from MCLR IOZ low * These parameters are characterized but not tested. ...

Page 74

... PIC10F200/202/204/206 NOTES: DS41239D-page 72 © 2007 Microchip Technology Inc. ...

Page 75

... DD DD 1,400 Typical: Statistical Mean @25°C 1,200 Maximum: Mean (Worst Case Temp) + 3σ (-40°C to 125°C) 1,000 800 600 400 200 0 2.0 2.5 © 2007 Microchip Technology Inc. PIC10F200/202/204/206 OSC XT Mode 4 MHz 4 MHz 3.0 3.5 4.0 4 Maximum Typical 5.0 5.5 ...

Page 76

... PIC10F200/202/204/206 FIGURE 13-2: TYPICAL I PD 0.45 Typical: Statistical Mean @25°C 0.40 Maximum: Mean (Worst Case Temp) + 3σ (-40°C to 125°C) 0.35 0.30 0.25 0.20 0.15 0.10 0.05 0.0 2.0 2.5 FIGURE 13-3: MAXIMUM I PD 18.0 Typical: Statistical Mean @25°C 16.0 Maximum: Mean (Worst Case Temp) + 3σ ...

Page 77

... FIGURE 13-5: TYPICAL WDT Typical: Statistical Mean @25°C Maximum: Mean (Worst Case Temp) + 3σ 7 (-40°C to 125° 2.0 2.5 © 2007 Microchip Technology Inc. PIC10F200/202/204/206 vs. V (COMPARATOR ENABLED 3.0 3.5 4.0 V ( 3.0 3.5 4.0 V (V) DD Maximum Typical 4 ...

Page 78

... PIC10F200/202/204/206 FIGURE 13-6: MAXIMUM WDT I 25.0 Typical: Statistical Mean @25°C Maximum: Mean (Worst Case Temp) + 3σ (-40°C to 125°C) 20.0 15.0 10.0 5.0 0.0 2.0 2.5 FIGURE 13-7: WDT TIME-OUT vs Max. 125° Max. 85° Typical. 25° Min. -40° 2.0 2.5 DS41239D-page 76 vs ...

Page 79

... Microchip Technology Inc. PIC10F200/202/204/206 = 3.0V) DD (VDD = 3V, -40×C TO 125×C) Max. 125°C Max. 85°C Typical 25°C Min. -40°C 6.5 7.0 7.5 8.0 8.5 ...

Page 80

... PIC10F200/202/204/206 FIGURE 13-10: V vs. I OVER TEMPERATURE ( 3.5 3.0 2.5 2.0 1.5 Typical: Statistical Mean @25°C Maximum: Mean (Worst Case Temp) + 3σ 1.0 (-40°C to 125°C) 0.5 0.0 0.0 -0.5 -1.0 FIGURE 13-11: V vs. I OVER TEMPERATURE ( 5.5 5.0 4.5 4.0 Typical: Statistical Mean @25°C 3.5 Maximum: Mean (Worst Case Temp) + 3σ ...

Page 81

... Typical: Statistical Mean @25°C 3.5 Maximum: Mean (Worst Case Temp) + 3σ (-40°C to 125°C) 3.0 2.5 2.0 1.5 1.0 0.5 2.0 2.5 © 2007 Microchip Technology Inc. PIC10F200/202/204/206 vs (TTL Input, -40×C TO 125×C) Max. -40°C Typ. 25°C Min. 125°C 3.0 3.5 4 ...

Page 82

... PIC10F200/202/204/206 FIGURE 13-14: INTOSC (INTERNAL OSCILLATOR) POWERUP TIMES vs 2.0 2.5 DS41239D-page 80 Maximum (Sleep Mode all Peripherals Disabled) Max. 125°C Max. 85°C Typical 25°C Max. -40°C 3.0 3.5 4 4.5 5.0 5.5 © 2007 Microchip Technology Inc. ...

Page 83

... Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for product-specific information. © 2007 Microchip Technology Inc. PIC10F200/202/204/206 Example 02JR Example PIC10F202 I/P ...

Page 84

... MARKING Part Number Marking PIC10F200-I/MC PIC10F200-E/MC PIC10F202-I/MC PIC10F202-E/MC PIC10F204-I/MC PIC10F204-E/MC PIC10F206-I/MC PIC10F206-E/MC DS41239D-page 82 TABLE 14-2: Part Number BA0 PIC10F200-I/OT BB0 PIC10F200-E/OT BC0 PIC10F202-I/OT BD0 PIC10F202-E/OT BE0 PIC10F204-I/OT BF0 PIC10F204-E/OT BG0 PIC10F206-I/OT BH0 PIC10F206-E/OT Note: NN traceability code. 6-LEAD SOT-23 (OT) PACKAGE TOP MARKING ...

Page 85

... Lead Width Notes: 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side. 2. Dimensioning and tolerancing per ASME Y14.5M. BSC: Basic Dimension. Theoretically exact value shown without tolerances. © 2007 Microchip Technology Inc. PIC10F200/202/204/206 ...

Page 86

... PIC10F200/202/204/206 8-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP] Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging N NOTE Number of Pins Pitch Top to Seating Plane Molded Package Thickness Base to Seating Plane Shoulder to Shoulder Width ...

Page 87

... Package may have one or more exposed tie bars at ends. 3. Package is saw singulated. 4. Dimensioning and tolerancing per ASME Y14.5M. BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only. © 2007 Microchip Technology Inc. PIC10F200/202/204/206 EXPOSED PAD ...

Page 88

... PIC10F200/202/204/206 NOTES: DS41239D-page 86 © 2007 Microchip Technology Inc. ...

Page 89

... Added Tables 14-1 & 14-2, Added DFN Package drawing. Revision D (April 2007) Revised section 12.1, 12.2, 12.3, Table 1-1, 12-1, 12-3, 12-4. Added Section 13.0. Replaced Package Draw- ings (Rev. AP); Removed instances of PICmicro ® replaced it with PIC . © 2007 Microchip Technology Inc. PIC10F200/202/204/206 ® and DS41239D-page 87 ...

Page 90

... PIC10F200/202/204/206 NOTES: DS41239D-page 88 © 2007 Microchip Technology Inc. ...

Page 91

... L Loading of PC ..................................................................... 22 M Memory Organization.......................................................... 15 Data Memory .............................................................. 16 © 2007 Microchip Technology Inc. PIC10F200/202/204/206 Program Memory (PIC10F200/204) ........................... 15 Program Memory (PIC10F202/206) ........................... 16 Microchip Internet Web Site................................................ 91 MPLAB ASM30 Assembler, Linker, Librarian ..................... 60 MPLAB ICD 2 In-Circuit Debugger ..................................... 61 MPLAB ICE 2000 High-Performance Universal In-Circuit Emulator...................................................... 61 MPLAB ICE 4000 High-Performance Universal In-Circuit Emulator ...

Page 92

... PIC10F200/202/204/206 W Wake-up from Sleep ........................................................... 49 Watchdog Timer (WDT) ................................................ 41, 46 Period.......................................................................... 46 Programming Considerations ..................................... 46 WWW Address.................................................................... 91 WWW, On-Line Support........................................................ 3 Z Zero bit .................................................................................. 9 DS41239D-page 90 © 2007 Microchip Technology Inc. ...

Page 93

... To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions. © 2007 Microchip Technology Inc. PIC10F200/202/204/206 CUSTOMER SUPPORT Users of Microchip products can receive assistance through several channels: • Distributor or Representative • ...

Page 94

... Telephone: (_______) _________ - _________ Application (optional): Would you like a reply? Y Device: PIC10F200/202/204/206 Questions: 1. What are the best features of this document? 2. How does this document meet your hardware and software development needs you find the organization of this document easy to follow? If not, why? 4 ...

Page 95

... SOT-23, 6-LD (Pb-free DFN, 8-LD 2x3 (Pb-free) Pattern: Special Requirements © 2007 Microchip Technology Inc. PIC10F200/202/204/206 XXX Examples: Pattern a) PIC10F200-I/P = Industrial temp., PDIP package (Pb-free) b) PIC10F202T-E/OT = Extended temp., SOT-23 package (Pb-free), Tape and Reel c) PIC10F202-E/MC = Extended temp., DFN- package (Pb-free) (Industrial) (Extended) . DS41239D-page 93 ...

Page 96

... Fax: 886-3-572-6459 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2007 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...

Related keywords