Z85C3008VSG Zilog, Z85C3008VSG Datasheet - Page 87
Z85C3008VSG
Manufacturer Part Number
Z85C3008VSG
Description
IC 8MHZ Z8500 CMOS SCC 44-PLCC
Manufacturer
Zilog
Series
SCCr
Specifications of Z85C3008VSG
Processor Type
Z80
Features
Error Detection and Multiprotocol Support
Speed
8MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
44-LCC (J-Lead)
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Cpu Speed
8MHz
Digital Ic Case Style
LCC
No. Of Pins
44
Supply Voltage Range
5V
Operating Temperature Range
0°C To +70°C
Svhc
No SVHC (18-Jun-2010)
Base Number
85
Rohs Compliant
Yes
Clock Frequency
8MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
269-3932
Z85C3008VSG
Z85C3008VSG
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
Z85C3008VSG
Manufacturer:
Zilog
Quantity:
800
Company:
Part Number:
Z85C3008VSG
Manufacturer:
MAX
Quantity:
74
- Current page: 87 of 317
- Download datasheet (4Mb)
SCC™/ESCC™ User’s Manual
Data Communication Modes
4.3 BYTE-ORIENTED SYNCHRONOUS MODE (Continued)
In all cases except External Sync mode, the /SYNC pin is
an output that is driven Low by the SCC to signal that a
sync character has been received. The /SYNC pin is
activated regardless of character boundaries, so any
To prevent sync characters from entering the receive data
FIFO, set the Sync Character Load Inhibit bit (D1) in WR3
to 1. While this bit is set to 1, characters about to be loaded
into the receive data FIFO are compared with the contents
of WR6. If all eight bits match the character, it is not loaded
into the receive data FIFO. Because the comparison is
across eight bits, this function should only be used with 8-
bit sync characters. It cannot be used with 12- or 16-bit
sync characters. Both leading sync characters are re-
moved in the case of a 6-bit sync character. Care must be
exercised in using this feature because sync characters
which are not transferred to the receive data FIFO will au-
tomatically be excluded from CRC calculation. This works
properly only in the 8-bit case.
The number of bits per character is controlled by bits D7
and D6 of WR3. Five, six, seven, or eight bits per character
may be selected via these two bits. The data is right-justi-
fied in the receive data buffer. The SCC merely takes a
snapshot of the receive data stream at the appropriate
times, so the “unused” bits in the receive buffer are only
the bits following the character in the data stream.
4-12
/SYNC
/RTxC
PCLK
Figure 4-7. /SYNC as an Output
external circuitry using it should only respond to the /SYNC
pulse that occurs while the receiver is in Hunt mode. The
timing for the /SYNC signal is shown in Figure 4-7.
An additional bit carrying parity information is selected by
setting bit D0 of WR4 to 1. Note that this also enables par-
ity for the transmitter. The bit D1 of WR4 selects parity
sense. If this bit is set to 1, the received character is
checked for even parity. If WR4 D1 is reset to 0, the re-
ceived character is checked for odd parity. The additional
bit per character is transferred to the FIFO as a part of data
when the data plus parity is less than 8 bits per character.
The Parity Error bit in the receive error FIFO may be pro-
grammed to cause a Special Receive Condition interrupt
by setting bit D2 of WR1 to 1. Once set, this error bit is
latched and remains active until an Error Reset command
has been issued. If interrupts are not used to transfer data,
the Parity Error, CRC Error, and Overrun Error bits in RR1
should be checked before the data is removed from the re-
ceive data FIFO.
The character length can be changed at any time before
the new number of bits has been assembled by the
receiver, but, care should be exercised as unexpected
results may occur. A representative example would be
switching from five bits to eight bits and back to five bits
(Figure 4-8).
State Changes in One
/RTxC Clock Cycle
UM010901-0601
Related parts for Z85C3008VSG
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Cmos Scc Serial Communications Controller
Manufacturer:
ZiLOG Semiconductor
Datasheet:
Part Number:
Description:
Communication Controllers, ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP)
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
KIT DEV FOR Z8 ENCORE 16K TO 64K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 8K/4K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 4K TO 8K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
CMOS Z8 microcontroller. ROM 16 Kbytes, RAM 256 bytes, speed 16 MHz, 32 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Low-cost microcontroller. 512 bytes ROM, 61 bytes RAM, 8 MHz
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Z8 4K OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
CMOS SUPER8 ROMLESS MCU
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet: