IDT79RC32V332-133DHI IDT, Integrated Device Technology Inc, IDT79RC32V332-133DHI Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT79RC32V332-133DHI
Manufacturer Part Number
IDT79RC32V332-133DHI
Description
IC PROC 32BIT CPU 133MHZ 208-QFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
Interprise™r
Datasheet
1.IDT79RC32T332-100DH.pdf
(30 pages)
Specifications of IDT79RC32V332-133DHI
Processor Type
RISC 32-Bit
Speed
133MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
208-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Other names
79RC32V332-133DHI
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT79RC32V332-133DHI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
IDT 79RC32332
Pin Description Table
and pull-downs require
Local System Interface
mem_data[31:0]
mem_addr[22:2]
mem_cs_n[5:0]
mem_oe_n
mem_we_n[3:0]
The following table lists the pins provided on the RC32332. Note that those pin names followed by “_n” are active-low signals. All external pull-ups
Name
Output
Output
Output
Type
10 kΩ resistor.
I/O
I/O
[22:10] Z
Status
Reset
State
[9:2] L
H
H
H
Z
Capability
[22:17] Low
Strength
[16:2] High
Drive
High
High
High
Low
Local system data bus
Primary data bus for memory. I/O and SDRAM.
Memory Address Bus
These signals provide the Memory or DRAM address, during a Memory or DRAM bus transaction. During
each word data, the address increments either in linear or sub-block ordering, depending on the transac-
tion type. The table below indicates how the memory write enable signals are used to address discreet
memory port width types.
mem_addr[22] Alternate function: reset_boot_mode[1].
mem_addr[21] Alternate function: reset_boot_mode[0].
mem_addr[20] Alternate function: reset_pci_host_mode.
mem_addr[19] Alternate function: modebit [9].
mem_addr[18] Alternate function: modebit [8].
mem_addr[17] Alternate function: modebit [7].
mem_addr[16] Alternate function: sdram_addr[16].
mem_addr[15] Alternate function: sdram_addr[15].
mem_addr[14] Alternate function: sdram_addr[14].
mem_addr[13] Alternate function: sdram_addr[13].
mem_addr[11] Alternate function: sdram_addr[11].
mem_addr[10] Alternate function: sdram_addr[10].
mem_addr[9] Alternate function: sdram_addr[9].
mem_addr[8] Alternate function: sdram_addr[8].
mem_addr[7] Alternate function: sdram_addr[7].
mem_addr[6] Alternate function: sdram_addr[6].
mem_addr[5] Alternate function: sdram_addr[5].
mem_addr[4] Alternate function: sdram_addr[4].
mem_addr[3] Alternate function: sdram_addr[3].
mem_addr[2] Alternate function: sdram_addr[2].
Memory Chip Select Negated Recommend an external pull-up.
Signals that a Memory Bank is actively selected.
Memory Output Enable Negated Recommend an external pull-up.
Signals that a Memory Bank can output its data lines onto the cpu_ad bus.
Memory Write Enable Negated Bus
Signals which bytes are to be written during a memory transaction. Bits act as Byte Enable and
mem_addr[1:0] signals for 8-bit or 16-bit wide addressing.
Table 1 Pin Descriptions (Part 1 of 6)
Port Width
DMA (32-bit) mem_we_n[3]
32-bit
16-bit
8-bit
5 of 30
Pin Signals
mem_we_n[3]
mem_we_n[3]
Byte High Write Enable mem_addr[1]
Not Used (Driven High) mem_addr[1]
mem_we_n[2] mem_we_n[1]
mem_we_n[2] mem_we_n[1]
mem_we_n[2] mem_we_n[1]
Description
Not Used (Driven
Low)
mem_addr[0]
mem_we_n[0]
mem_we_n[0]
mem_we_n[0]
Byte Low Write
Enable
Byte Write Enable
May 4, 2004