ENC28J60-I/SS Microchip Technology, ENC28J60-I/SS Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
ENC28J60-I/SS
Manufacturer Part Number
ENC28J60-I/SS
Description
IC ETHERNET CTRLR W/SPI 28SSOP
Manufacturer
Microchip Technology
Datasheet
1.ENC28J60SS.pdf
(98 pages)
Specifications of ENC28J60-I/SS
Package / Case
28-SSOP
Controller Type
Ethernet Controller, MAC/10Base-T
Interface
SPI
Voltage - Supply
3.1 V ~ 3.6 V
Current - Supply
160mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Input Voltage Range (max)
2.25 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Operating Supply Voltage
3.3 V
Supply Current (max)
180 mA
Package
28SSOP
Standard Supported
IEEE 802.3
Communication Mode
Full Duplex|Half Duplex
Network Interface
MII|MIIM
Data Rate
10 Mbps
Host Interface
SPI
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ENC28J60-I/SS
Manufacturer:
MURATA
Quantity:
30 000
ENC28J60
2.5
The ENC28J60 is a 3.3V part; however, it was
designed to be easily integrated into 5V systems. The
SPI CS, SCK and SI inputs, as well as the RESET pin,
are all 5V tolerant. On the other hand, if the host
controller is operated at 5V, it quite likely will not be
within specifications when its SPI and interrupt inputs
are driven by the 3.3V CMOS outputs on the
ENC28J60. A unidirectional level translator would be
necessary.
An economical 74HCT08 (quad AND gate), 74ACT125
(quad 3-state buffer) or many other 5V CMOS chips
with TTL level input buffers may be used to provide the
necessary level shifting. The use of 3-state buffers
permits easy integration into systems which share the
SPI bus with other devices. Figure 2-5 and Figure 2-6
show example translation schemes.
FIGURE 2-5:
FIGURE 2-6:
DS39662C-page 8
MCU
MCU
I/O Levels
OSC1
OSC1
INT0
SCK
INT0
SCK
SO
I/O
SO
SI
I/O
SI
LEVEL SHIFTING USING
AND GATES
LEVEL SHIFTING USING
3-STATE BUFFERS
CLKOUT
SCK
SI
SO
INT
CS
SCK
SI
SO
CLKOUT
INT
CS
ENC28J60
ENC28J60
Preliminary
2.6
The LEDA and LEDB pins support automatic polarity
detection on Reset. The LEDs can be connected such
that the pin must source current to turn the LED on, or
alternately connected such that the pin must sink cur-
rent to turn the LED on. Upon system Reset, the
ENC28J60 will detect how the LED is connected and
begin driving the LED to the default state configured by
the PHLCON register. If the LED polarity is changed
while the ENC28J60 is operating, the new polarity will
not be detected until the next system Reset occurs.
LEDB is unique in that the connection of the LED is
automatically read on Reset and determines how to
initialize the PHCON1.PDPXMD bit. If the pin sources
current to illuminate the LED, the bit is cleared on
Reset and the PHY defaults to half-duplex operation. If
the pin sinks current to illuminate the LED, the bit is set
on Reset and the PHY defaults to full-duplex operation.
Figure 2-7 shows the two available options. If no LED
is attached to the LEDB pin, the PDPXMD bit will reset
to an indeterminate value.
FIGURE 2-7:
The LEDs can also be configured separately to control
their operating polarity (on or off when active), blink rate
and blink stretch interval. The options are controlled by
the LACFG3:LACFG0 and LBCFG3:LBCFG0 bits.
Typical values for blink stretch are listed in Table 2-1.
TABLE 2-1:
T
T
T
NSTRCH
MSTRCH
LSTRCH
Stretch Length
Half-Duplex Operation:
PDPXMD =
Full-Duplex Operation:
PDPXMD =
LED Configuration
LEDB
LEDB
(long)
(normal)
(medium)
0
1
LED BLINK STRETCH
LENGTH
LEDB POLARITY AND
RESET CONFIGURATION
OPTIONS
© 2008 Microchip Technology Inc.
Typical Stretch (ms)
140
40
70
+3.3V