ISP1181BDGG ST-Ericsson Inc, ISP1181BDGG Datasheet - Page 42
![no-image](/images/manufacturer_photos/0/6/627/st-ericsson_inc_sml.jpg)
ISP1181BDGG
Manufacturer Part Number
ISP1181BDGG
Description
IC USB CNTRLR FULL-SPD 48-TSSOP
Manufacturer
ST-Ericsson Inc
Datasheet
1.ISP1181BBSUM.pdf
(71 pages)
Specifications of ISP1181BDGG
Controller Type
USB Peripheral Controller
Interface
Parallel
Voltage - Supply
3.3V, 5V
Current - Supply
26mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
48-TSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
568-1002-5
ISP1181BDGG,112
ISP1181BDGG,112
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ISP1181BDGG
Manufacturer:
NXP
Quantity:
1 200
Company:
Part Number:
ISP1181BDGG
Manufacturer:
NXPLIPS
Quantity:
5 510
Part Number:
ISP1181BDGG
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Philips Semiconductors
13. Interrupts
9397 750 13958
Product data
Table 49:
Figure 8
is logged in a status bit of the Interrupt Register. Corresponding bits in the Interrupt
Enable Register determine whether or not an event will generate an interrupt.
Interrupts can be masked globally by means of the INTENA bit of the Mode Register
(see
The active level and signalling mode of the INT output is controlled by the INTPOL
and INTLVL bits of the Hardware Configuration Register (see
settings after reset are active LOW and level mode. When pulse mode is selected, a
pulse of 166 ns is generated when the OR-ed combination of all interrupt bits
changes from logic 0 to logic 1.
Bit
8
7
6
5
4
3
2
1
0
Table
shows the interrupt logic of the ISP1181B. Each of the indicated USB events
19).
Interrupt Register: bit description
Symbol
EP0OUT
BUSTATUS
SP_EOT
PSOF
SOF
EOT
SUSPND
RESUME
RESET
Rev. 02 — 07 December 2004
Description
A logic 1 indicates the interrupt source: control OUT endpoint.
It monitors the current USB bus status (0 = awake,
1 = suspend).
A logic 1 indicates that an EOT interrupt has occurred for a short
packet.
A logic 1 indicates that an interrupt is issued every 1 ms
because of the Pseudo SOF; after 3 missed SOFs ‘suspend’
state is entered.
A logic 1 indicates that a SOF condition was detected.
A logic 1 indicates that an internal EOT condition was generated
by the DMA Counter reaching zero.
A logic 1 indicates that an ‘awake’ to ‘suspend’ change of state
was detected on the USB bus.
A logic 1 indicates that a ‘resume’ state was detected.
A logic 1 indicates that a bus reset condition was detected.
…continued
Full-speed USB peripheral controller
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Table
ISP1181B
21). Default
41 of 70