ISP1581BD-S ST-Ericsson Inc, ISP1581BD-S Datasheet - Page 19

no-image

ISP1581BD-S

Manufacturer Part Number
ISP1581BD-S
Description
IC USB CTRL HI-SPEED 64LQFP
Manufacturer
ST-Ericsson Inc
Datasheet

Specifications of ISP1581BD-S

Controller Type
USB Peripheral Controller
Interface
PCI
Voltage - Supply
3 V ~ 3.6 V
Current - Supply
130mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1581BD-S
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Philips Semiconductors
Table 5:
9397 750 13462
Product data
Bit
Symbol
Reset
Bus reset
Access
Address register: bit allocation
DEVEN
R/W
9.2.1 Address register (address: 00H)
7
0
0
9.1 Register access
9.2 Initialization registers
Register access depends on the bus width used:
Endpoint specific registers are indexed via the Endpoint Index register. The target
endpoint must be selected first, before accessing the following registers:
Remark: All reserved bits are not implemented. The bus and bus reset values are not
defined. Therefore, writing to these reserved bits will have no effect.
This register is used to set the USB assigned address and enable the USB device.
Table 5
The DEVEN and DEVADDR bits will be cleared whenever a bus reset, a power-on
reset or a soft reset occurs.
In response to the standard USB request SET_ADDRESS, the firmware must write
the (enabled) device address to the Address register, followed by sending an empty
packet to the host. The new device address is activated when the host acknowledges
the empty packet.
Table 6:
Bit
7
6 to 0
8-bit bus: multi-byte registers are accessed lower byte (LSByte) first.
16-bit bus: for single-byte registers the upper byte (MSByte) must be ignored.
Buffer Length
Control Function
Data Port
Endpoint MaxPacketSize
Endpoint Type
Short Packet.
6
shows the Address register bit allocation.
Endpoint Configuration register: bit description
Symbol
DEVEN
DEVADDR[6:0]
Rev. 06 — 23 December 2004
5
Description
A logic 1 enables the device.
This field specifies the USB device address.
4
DEVADDR[6:0]
R/W
00H
00H
3
Hi-Speed USB peripheral controller
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
2
1
ISP1581
18 of 79
0

Related parts for ISP1581BD-S